tegra2.h 2.0 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859
  1. /*
  2. * (C) Copyright 2010,2011
  3. * NVIDIA Corporation <www.nvidia.com>
  4. *
  5. * See file CREDITS for list of people who contributed to this
  6. * project.
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License as
  10. * published by the Free Software Foundation; either version 2 of
  11. * the License, or (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  21. * MA 02111-1307 USA
  22. */
  23. #ifndef _TEGRA2_H_
  24. #define _TEGRA2_H_
  25. #define NV_PA_SDRAM_BASE 0x00000000
  26. #define NV_PA_ARM_PERIPHBASE 0x50040000
  27. #define NV_PA_PG_UP_BASE 0x60000000
  28. #define NV_PA_TMRUS_BASE 0x60005010
  29. #define NV_PA_CLK_RST_BASE 0x60006000
  30. #define NV_PA_FLOW_BASE 0x60007000
  31. #define NV_PA_GPIO_BASE 0x6000D000
  32. #define NV_PA_EVP_BASE 0x6000F000
  33. #define NV_PA_APB_MISC_BASE 0x70000000
  34. #define NV_PA_APB_UARTA_BASE (NV_PA_APB_MISC_BASE + 0x6000)
  35. #define NV_PA_APB_UARTB_BASE (NV_PA_APB_MISC_BASE + 0x6040)
  36. #define NV_PA_APB_UARTC_BASE (NV_PA_APB_MISC_BASE + 0x6200)
  37. #define NV_PA_APB_UARTD_BASE (NV_PA_APB_MISC_BASE + 0x6300)
  38. #define NV_PA_APB_UARTE_BASE (NV_PA_APB_MISC_BASE + 0x6400)
  39. #define TEGRA2_SPI_BASE (NV_PA_APB_MISC_BASE + 0xC380)
  40. #define NV_PA_PMC_BASE 0x7000E400
  41. #define NV_PA_CSITE_BASE 0x70040000
  42. #define TEGRA2_SDRC_CS0 NV_PA_SDRAM_BASE
  43. #define LOW_LEVEL_SRAM_STACK 0x4000FFFC
  44. #define EARLY_AVP_STACK (NV_PA_SDRAM_BASE + 0x20000)
  45. #define EARLY_CPU_STACK (EARLY_AVP_STACK - 4096)
  46. #define PG_UP_TAG_AVP 0xAAAAAAAA
  47. #ifndef __ASSEMBLY__
  48. struct timerus {
  49. unsigned int cntr_1us;
  50. };
  51. #else /* __ASSEMBLY__ */
  52. #define PRM_RSTCTRL NV_PA_PMC_BASE
  53. #endif
  54. #endif /* TEGRA2_H */