config.h 2.3 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586
  1. /*
  2. * Common definitions for LPC32XX board configurations
  3. *
  4. * Copyright (C) 2011-2015 Vladimir Zapolskiy <vz@mleia.com>
  5. *
  6. * SPDX-License-Identifier: GPL-2.0+
  7. */
  8. #ifndef _LPC32XX_CONFIG_H
  9. #define _LPC32XX_CONFIG_H
  10. /* Basic CPU architecture */
  11. #define CONFIG_ARCH_CPU_INIT
  12. #define CONFIG_NR_DRAM_BANKS_MAX 2
  13. /* UART configuration */
  14. #if (CONFIG_SYS_LPC32XX_UART == 1) || (CONFIG_SYS_LPC32XX_UART == 2) || \
  15. (CONFIG_SYS_LPC32XX_UART == 7)
  16. #if !defined(CONFIG_LPC32XX_HSUART)
  17. #define CONFIG_LPC32XX_HSUART
  18. #endif
  19. #endif
  20. #if !defined(CONFIG_SYS_NS16550_CLK)
  21. #define CONFIG_SYS_NS16550_CLK 13000000
  22. #endif
  23. #if !defined(CONFIG_LPC32XX_HSUART)
  24. #define CONFIG_CONS_INDEX (CONFIG_SYS_LPC32XX_UART - 2)
  25. #else
  26. #define CONFIG_CONS_INDEX CONFIG_SYS_LPC32XX_UART
  27. #endif
  28. #define CONFIG_SYS_BAUDRATE_TABLE \
  29. { 9600, 19200, 38400, 57600, 115200, 230400, 460800 }
  30. /* Ethernet */
  31. #define LPC32XX_ETH_BASE ETHERNET_BASE
  32. /* NAND */
  33. #if defined(CONFIG_NAND_LPC32XX_SLC)
  34. #define NAND_LARGE_BLOCK_PAGE_SIZE 0x800
  35. #define NAND_SMALL_BLOCK_PAGE_SIZE 0x200
  36. #if !defined(CONFIG_SYS_NAND_PAGE_SIZE)
  37. #define CONFIG_SYS_NAND_PAGE_SIZE NAND_LARGE_BLOCK_PAGE_SIZE
  38. #endif
  39. #if (CONFIG_SYS_NAND_PAGE_SIZE == NAND_LARGE_BLOCK_PAGE_SIZE)
  40. #define CONFIG_SYS_NAND_OOBSIZE 64
  41. #define CONFIG_SYS_NAND_ECCPOS { 40, 41, 42, 43, 44, 45, 46, 47, \
  42. 48, 49, 50, 51, 52, 53, 54, 55, \
  43. 56, 57, 58, 59, 60, 61, 62, 63, }
  44. #define CONFIG_SYS_NAND_BAD_BLOCK_POS NAND_LARGE_BADBLOCK_POS
  45. #elif (CONFIG_SYS_NAND_PAGE_SIZE == NAND_SMALL_BLOCK_PAGE_SIZE)
  46. #define CONFIG_SYS_NAND_OOBSIZE 16
  47. #define CONFIG_SYS_NAND_ECCPOS { 10, 11, 12, 13, 14, 15, }
  48. #define CONFIG_SYS_NAND_BAD_BLOCK_POS 0
  49. #else
  50. #error "CONFIG_SYS_NAND_PAGE_SIZE set to an invalid value"
  51. #endif
  52. #define CONFIG_SYS_NAND_ECCSIZE 0x100
  53. #define CONFIG_SYS_NAND_ECCBYTES 3
  54. #define CONFIG_SYS_NAND_PAGE_COUNT (CONFIG_SYS_NAND_BLOCK_SIZE / \
  55. CONFIG_SYS_NAND_PAGE_SIZE)
  56. #endif /* CONFIG_NAND_LPC32XX_SLC */
  57. /* NOR Flash */
  58. #if defined(CONFIG_SYS_FLASH_CFI)
  59. #define CONFIG_FLASH_CFI_DRIVER
  60. #define CONFIG_SYS_FLASH_PROTECTION
  61. #endif
  62. /* USB OHCI */
  63. #if defined(CONFIG_USB_OHCI_LPC32XX)
  64. #define CONFIG_USB_OHCI_NEW
  65. #define CONFIG_SYS_USB_OHCI_CPU_INIT
  66. #define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 1
  67. #define CONFIG_SYS_USB_OHCI_REGS_BASE USB_BASE
  68. #define CONFIG_SYS_USB_OHCI_SLOT_NAME "lpc32xx-ohci"
  69. #endif
  70. #endif /* _LPC32XX_CONFIG_H */