1234567891011121314151617181920212223242526272829303132333435363738394041 |
- /*
- * (C) Copyright 2016 Google, Inc
- * (C) Copyright 2008-2014 Rockchip Electronics
- *
- * SPDX-License-Identifier: GPL-2.0+
- */
- #ifndef _ASM_ARCH_PWM_H
- #define _ASM_ARCH_PWM_H
- struct rk3288_pwm {
- u32 cnt;
- u32 period_hpr;
- u32 duty_lpr;
- u32 ctrl;
- };
- check_member(rk3288_pwm, ctrl, 0xc);
- #define RK_PWM_DISABLE (0 << 0)
- #define RK_PWM_ENABLE (1 << 0)
- #define PWM_ONE_SHOT (0 << 1)
- #define PWM_CONTINUOUS (1 << 1)
- #define RK_PWM_CAPTURE (1 << 2)
- #define PWM_DUTY_POSTIVE (1 << 3)
- #define PWM_DUTY_NEGATIVE (0 << 3)
- #define PWM_INACTIVE_POSTIVE (1 << 4)
- #define PWM_INACTIVE_NEGATIVE (0 << 4)
- #define PWM_OUTPUT_LEFT (0 << 5)
- #define PWM_OUTPUT_CENTER (1 << 5)
- #define PWM_LP_ENABLE (1 << 8)
- #define PWM_LP_DISABLE (0 << 8)
- #define PWM_SEL_SCALE_CLK (1 << 9)
- #define PWM_SEL_SRC_CLK (0 << 9)
- #endif
|