paz00.c 2.0 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374
  1. /*
  2. * Copyright (c) 2010-2012, NVIDIA CORPORATION. All rights reserved.
  3. *
  4. * See file CREDITS for list of people who contributed to this
  5. * project.
  6. *
  7. * This program is free software; you can redistribute it and/or modify it
  8. * under the terms and conditions of the GNU General Public License,
  9. * version 2, as published by the Free Software Foundation.
  10. *
  11. * This program is distributed in the hope it will be useful, but WITHOUT
  12. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  13. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  14. * more details.
  15. */
  16. #include <common.h>
  17. #include <asm/io.h>
  18. #include <asm/arch/tegra.h>
  19. #include <asm/arch/pinmux.h>
  20. #include <asm/arch-tegra/mmc.h>
  21. #include <asm/gpio.h>
  22. #ifdef CONFIG_TEGRA_MMC
  23. #include <mmc.h>
  24. #endif
  25. #ifdef CONFIG_TEGRA_MMC
  26. /*
  27. * Routine: pin_mux_mmc
  28. * Description: setup the pin muxes/tristate values for the SDMMC(s)
  29. */
  30. static void pin_mux_mmc(void)
  31. {
  32. /* SDMMC4: config 3, x8 on 2nd set of pins */
  33. pinmux_set_func(PINGRP_ATB, PMUX_FUNC_SDIO4);
  34. pinmux_set_func(PINGRP_GMA, PMUX_FUNC_SDIO4);
  35. pinmux_set_func(PINGRP_GME, PMUX_FUNC_SDIO4);
  36. pinmux_tristate_disable(PINGRP_ATB);
  37. pinmux_tristate_disable(PINGRP_GMA);
  38. pinmux_tristate_disable(PINGRP_GME);
  39. /* SDIO1: SDIO1_CLK, SDIO1_CMD, SDIO1_DAT[3:0] */
  40. pinmux_set_func(PINGRP_SDIO1, PMUX_FUNC_SDIO1);
  41. pinmux_tristate_disable(PINGRP_SDIO1);
  42. /* For power GPIO PV1 */
  43. pinmux_tristate_disable(PINGRP_UAC);
  44. /* For CD GPIO PV5 */
  45. pinmux_tristate_disable(PINGRP_GPV);
  46. }
  47. /* this is a weak define that we are overriding */
  48. int board_mmc_init(bd_t *bd)
  49. {
  50. debug("board_mmc_init called\n");
  51. /* Enable muxes, etc. for SDMMC controllers */
  52. pin_mux_mmc();
  53. debug("board_mmc_init: init eMMC\n");
  54. /* init dev 0, eMMC chip, with 4-bit bus */
  55. /* The board has an 8-bit bus, but 8-bit doesn't work yet */
  56. tegra_mmc_init(0, 4, -1, -1);
  57. debug("board_mmc_init: init SD slot\n");
  58. /* init dev 3, SD slot, with 4-bit bus */
  59. tegra_mmc_init(3, 4, GPIO_PV1, GPIO_PV5);
  60. return 0;
  61. }
  62. #endif