ddr3.h 1.0 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455
  1. /*
  2. * DDR3
  3. *
  4. * (C) Copyright 2014
  5. * Texas Instruments Incorporated, <www.ti.com>
  6. *
  7. * SPDX-License-Identifier: GPL-2.0+
  8. */
  9. #ifndef _DDR3_H_
  10. #define _DDR3_H_
  11. #include <asm/arch/hardware.h>
  12. struct ddr3_phy_config {
  13. unsigned int pllcr;
  14. unsigned int pgcr1_mask;
  15. unsigned int pgcr1_val;
  16. unsigned int ptr0;
  17. unsigned int ptr1;
  18. unsigned int ptr2;
  19. unsigned int ptr3;
  20. unsigned int ptr4;
  21. unsigned int dcr_mask;
  22. unsigned int dcr_val;
  23. unsigned int dtpr0;
  24. unsigned int dtpr1;
  25. unsigned int dtpr2;
  26. unsigned int mr0;
  27. unsigned int mr1;
  28. unsigned int mr2;
  29. unsigned int dtcr;
  30. unsigned int pgcr2;
  31. unsigned int zq0cr1;
  32. unsigned int zq1cr1;
  33. unsigned int zq2cr1;
  34. unsigned int pir_v1;
  35. unsigned int pir_v2;
  36. };
  37. struct ddr3_emif_config {
  38. unsigned int sdcfg;
  39. unsigned int sdtim1;
  40. unsigned int sdtim2;
  41. unsigned int sdtim3;
  42. unsigned int sdtim4;
  43. unsigned int zqcfg;
  44. unsigned int sdrfc;
  45. };
  46. void ddr3_init(void);
  47. void ddr3_init_ddrphy(u32 base, struct ddr3_phy_config *phy_cfg);
  48. void ddr3_init_ddremif(u32 base, struct ddr3_emif_config *emif_cfg);
  49. #endif