paz00.c 1.3 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Copyright (c) 2010-2012, NVIDIA CORPORATION. All rights reserved.
  4. *
  5. * See file CREDITS for list of people who contributed to this
  6. * project.
  7. */
  8. #include <common.h>
  9. #include <asm/io.h>
  10. #include <asm/arch/tegra.h>
  11. #include <asm/arch/pinmux.h>
  12. #include <asm/gpio.h>
  13. #ifdef CONFIG_MMC_SDHCI_TEGRA
  14. /*
  15. * Routine: pin_mux_mmc
  16. * Description: setup the pin muxes/tristate values for the SDMMC(s)
  17. */
  18. void pin_mux_mmc(void)
  19. {
  20. /* SDMMC4: config 3, x8 on 2nd set of pins */
  21. pinmux_set_func(PMUX_PINGRP_ATB, PMUX_FUNC_SDIO4);
  22. pinmux_set_func(PMUX_PINGRP_GMA, PMUX_FUNC_SDIO4);
  23. pinmux_set_func(PMUX_PINGRP_GME, PMUX_FUNC_SDIO4);
  24. pinmux_tristate_disable(PMUX_PINGRP_ATB);
  25. pinmux_tristate_disable(PMUX_PINGRP_GMA);
  26. pinmux_tristate_disable(PMUX_PINGRP_GME);
  27. /* SDIO1: SDIO1_CLK, SDIO1_CMD, SDIO1_DAT[3:0] */
  28. pinmux_set_func(PMUX_PINGRP_SDIO1, PMUX_FUNC_SDIO1);
  29. pinmux_tristate_disable(PMUX_PINGRP_SDIO1);
  30. /* For power GPIO PV1 */
  31. pinmux_tristate_disable(PMUX_PINGRP_UAC);
  32. /* For CD GPIO PV5 */
  33. pinmux_tristate_disable(PMUX_PINGRP_GPV);
  34. }
  35. #endif
  36. #ifdef CONFIG_DM_VIDEO
  37. /* this is a weak define that we are overriding */
  38. void pin_mux_display(void)
  39. {
  40. debug("init display pinmux\n");
  41. /* EN_VDD_PANEL GPIO A4 */
  42. pinmux_tristate_disable(PMUX_PINGRP_DAP2);
  43. }
  44. #endif