cache.h 596 B

123456789101112131415161718192021222324
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright (C) 2009 Tensilica Inc.
  4. */
  5. #ifndef _XTENSA_CACHE_H
  6. #define _XTENSA_CACHE_H
  7. #include <asm/arch/core.h>
  8. #define ARCH_DMA_MINALIGN XCHAL_DCACHE_LINESIZE
  9. #ifndef __ASSEMBLY__
  10. void __flush_dcache_all(void);
  11. void __flush_invalidate_dcache_range(unsigned long addr, unsigned long size);
  12. void __invalidate_dcache_all(void);
  13. void __invalidate_dcache_range(unsigned long addr, unsigned long size);
  14. void __invalidate_icache_all(void);
  15. void __invalidate_icache_range(unsigned long addr, unsigned long size);
  16. #endif
  17. #endif /* _XTENSA_CACHE_H */