clk-ld20.c 506 B

12345678910111213141516171819202122232425262728
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2017 Socionext Inc.
  4. */
  5. #include <linux/bitops.h>
  6. #include <linux/io.h>
  7. #include "../init.h"
  8. #include "../sc64-regs.h"
  9. #define SDCTRL_EMMC_HW_RESET 0x59810280
  10. void uniphier_ld20_clk_init(void)
  11. {
  12. u32 tmp;
  13. tmp = readl(SC_RSTCTRL6);
  14. tmp |= BIT(8); /* Mali */
  15. writel(tmp, SC_RSTCTRL6);
  16. tmp = readl(SC_CLKCTRL6);
  17. tmp |= BIT(8); /* Mali */
  18. writel(tmp, SC_CLKCTRL6);
  19. /* TODO: use "mmc-pwrseq-emmc" */
  20. writel(1, SDCTRL_EMMC_HW_RESET);
  21. }