clk-dram-ld4.c 599 B

1234567891011121314151617181920212223242526272829
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2011-2014 Panasonic Corporation
  4. * Copyright (C) 2015-2017 Socionext Inc.
  5. */
  6. #include <common.h>
  7. #include <spl.h>
  8. #include <linux/io.h>
  9. #include "../init.h"
  10. #include "../sc-regs.h"
  11. void uniphier_ld4_dram_clk_init(void)
  12. {
  13. u32 tmp;
  14. /* deassert reset */
  15. tmp = readl(SC_RSTCTRL);
  16. tmp |= SC_RSTCTRL_NRST_UMC1 | SC_RSTCTRL_NRST_UMC0;
  17. writel(tmp, SC_RSTCTRL);
  18. readl(SC_RSTCTRL); /* dummy read */
  19. /* provide clocks */
  20. tmp = readl(SC_CLKCTRL);
  21. tmp |= SC_CLKCTRL_CEN_UMC;
  22. writel(tmp, SC_CLKCTRL);
  23. readl(SC_CLKCTRL); /* dummy read */
  24. }