Home Explore Help
Sign In
coolsoul
/
u-boot
1
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: 0acdb2cc8a
Branches Tags
u-boot
/
arch
/
arm
/
mach-rmobile
/
include
/
mach
/
r8a7791.h

r8a7791.h 2.2 KB
History Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475 
  1. /* SPDX-License-Identifier: GPL-2.0 */
    2. 

  2. /*
    3. 

  3.  * arch/arm/include/asm/arch-rmobile/r8a7791.h
    4. 

  4.  *
    5. 

  5.  * Copyright (C) 2013,2014 Renesas Electronics Corporation
    6. 

  6.  */
    7. 

  7. 

  8. #ifndef __ASM_ARCH_R8A7791_H
    9. 

  9. #define __ASM_ARCH_R8A7791_H
    10. 

  10. 

  11. #include "rcar-base.h"
    12. 

  12. /*
    13. 

  13.  * R-Car (R8A7791) I/O Addresses
    14. 

  14.  */
    15. 

  15. 

  16. /* SH-I2C */
    17. 

  17. #define CONFIG_SYS_I2C_SH_BASE2	0xE60B0000
    18. 

  18. 

  19. /* SDHI */
    20. 

  20. #define CONFIG_SYS_SH_SDHI1_BASE 0xEE140000
    21. 

  21. #define CONFIG_SYS_SH_SDHI2_BASE 0xEE160000
    22. 

  22. #define CONFIG_SYS_SH_SDHI_NR_CHANNEL 3
    23. 

  23. 

  24. #define DBSC3_1_QOS_R0_BASE	0xE67A1000
    25. 

  25. #define DBSC3_1_QOS_R1_BASE	0xE67A1100
    26. 

  26. #define DBSC3_1_QOS_R2_BASE	0xE67A1200
    27. 

  27. #define DBSC3_1_QOS_R3_BASE	0xE67A1300
    28. 

  28. #define DBSC3_1_QOS_R4_BASE	0xE67A1400
    29. 

  29. #define DBSC3_1_QOS_R5_BASE	0xE67A1500
    30. 

  30. #define DBSC3_1_QOS_R6_BASE	0xE67A1600
    31. 

  31. #define DBSC3_1_QOS_R7_BASE	0xE67A1700
    32. 

  32. #define DBSC3_1_QOS_R8_BASE	0xE67A1800
    33. 

  33. #define DBSC3_1_QOS_R9_BASE	0xE67A1900
    34. 

  34. #define DBSC3_1_QOS_R10_BASE	0xE67A1A00
    35. 

  35. #define DBSC3_1_QOS_R11_BASE	0xE67A1B00
    36. 

  36. #define DBSC3_1_QOS_R12_BASE	0xE67A1C00
    37. 

  37. #define DBSC3_1_QOS_R13_BASE	0xE67A1D00
    38. 

  38. #define DBSC3_1_QOS_R14_BASE	0xE67A1E00
    39. 

  39. #define DBSC3_1_QOS_R15_BASE	0xE67A1F00
    40. 

  40. #define DBSC3_1_QOS_W0_BASE	0xE67A2000
    41. 

  41. #define DBSC3_1_QOS_W1_BASE	0xE67A2100
    42. 

  42. #define DBSC3_1_QOS_W2_BASE	0xE67A2200
    43. 

  43. #define DBSC3_1_QOS_W3_BASE	0xE67A2300
    44. 

  44. #define DBSC3_1_QOS_W4_BASE	0xE67A2400
    45. 

  45. #define DBSC3_1_QOS_W5_BASE	0xE67A2500
    46. 

  46. #define DBSC3_1_QOS_W6_BASE	0xE67A2600
    47. 

  47. #define DBSC3_1_QOS_W7_BASE	0xE67A2700
    48. 

  48. #define DBSC3_1_QOS_W8_BASE	0xE67A2800
    49. 

  49. #define DBSC3_1_QOS_W9_BASE	0xE67A2900
    50. 

  50. #define DBSC3_1_QOS_W10_BASE	0xE67A2A00
    51. 

  51. #define DBSC3_1_QOS_W11_BASE	0xE67A2B00
    52. 

  52. #define DBSC3_1_QOS_W12_BASE	0xE67A2C00
    53. 

  53. #define DBSC3_1_QOS_W13_BASE	0xE67A2D00
    54. 

  54. #define DBSC3_1_QOS_W14_BASE	0xE67A2E00
    55. 

  55. #define DBSC3_1_QOS_W15_BASE	0xE67A2F00
    56. 

  56. #define DBSC3_1_DBADJ2		0xE67A00C8
    57. 

  57. 

  58. /* Module stop control/status register bits */
    59. 

  59. #define MSTP0_BITS	0x00640801
    60. 

  60. #define MSTP1_BITS	0x9B6C9B5A
    61. 

  61. #define MSTP2_BITS	0x100D21FC
    62. 

  62. #define MSTP3_BITS	0xF08CD810
    63. 

  63. #define MSTP4_BITS	0x800001C4
    64. 

  64. #define MSTP5_BITS	0x44C00046
    65. 

  65. #define MSTP7_BITS	0x05BFE618
    66. 

  66. #define MSTP8_BITS	0x40C0FE85
    67. 

  67. #define MSTP9_BITS	0xFF979FFF
    68. 

  68. #define MSTP10_BITS	0xFFFEFFE0
    69. 

  69. #define MSTP11_BITS	0x000001C0
    70. 

  70. 

  71. #define R8A7791_CUT_ES2X	2
    72. 

  72. #define IS_R8A7791_ES2()	\
    73. 

  73. 	(rmobile_get_cpu_rev_integer() == R8A7791_CUT_ES2X)
    74. 

  74. 

  75. #endif /* __ASM_ARCH_R8A7791_H */
    76.