timer_defs.h 1.1 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright (C) 2011 DENX Software Engineering GmbH
  4. * Heiko Schocher <hs@denx.de>
  5. */
  6. #ifndef _TIMER_DEFS_H_
  7. #define _TIMER_DEFS_H_
  8. struct davinci_timer {
  9. u_int32_t pid12;
  10. u_int32_t emumgt;
  11. u_int32_t na1;
  12. u_int32_t na2;
  13. u_int32_t tim12;
  14. u_int32_t tim34;
  15. u_int32_t prd12;
  16. u_int32_t prd34;
  17. u_int32_t tcr;
  18. u_int32_t tgcr;
  19. u_int32_t wdtcr;
  20. };
  21. #define DV_TIMER_TCR_ENAMODE_MASK 3
  22. #define DV_TIMER_TCR_ENAMODE12_SHIFT 6
  23. #define DV_TIMER_TCR_CLKSRC12_SHIFT 8
  24. #define DV_TIMER_TCR_READRSTMODE12_SHIFT 10
  25. #define DV_TIMER_TCR_CAPMODE12_SHIFT 11
  26. #define DV_TIMER_TCR_CAPVTMODE12_SHIFT 12
  27. #define DV_TIMER_TCR_ENAMODE34_SHIFT 22
  28. #define DV_TIMER_TCR_CLKSRC34_SHIFT 24
  29. #define DV_TIMER_TCR_READRSTMODE34_SHIFT 26
  30. #define DV_TIMER_TCR_CAPMODE34_SHIFT 27
  31. #define DV_TIMER_TCR_CAPEVTMODE12_SHIFT 28
  32. #define DV_WDT_ENABLE_SYS_RESET 0x00020000
  33. #define DV_WDT_TRIGGER_SYS_RESET 0x00020002
  34. #ifdef CONFIG_HW_WATCHDOG
  35. void davinci_hw_watchdog_enable(void);
  36. void davinci_hw_watchdog_reset(void);
  37. #endif
  38. #endif /* _TIMER_DEFS_H_ */