syscfg_defs.h 1.4 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright (C) 2011
  4. * Heiko Schocher, DENX Software Engineering, hs@denx.de.
  5. */
  6. #ifndef _DV_SYSCFG_DEFS_H_
  7. #define _DV_SYSCFG_DEFS_H_
  8. #ifndef CONFIG_SOC_DA8XX
  9. /* System Control Module register structure for DM365 */
  10. struct dv_sys_module_regs {
  11. unsigned int pinmux[5]; /* 0x00 */
  12. unsigned int bootcfg; /* 0x14 */
  13. unsigned int arm_intmux; /* 0x18 */
  14. unsigned int edma_evtmux; /* 0x1C */
  15. unsigned int ddr_slew; /* 0x20 */
  16. unsigned int clkout; /* 0x24 */
  17. unsigned int device_id; /* 0x28 */
  18. unsigned int vdac_config; /* 0x2C */
  19. unsigned int timer64_ctl; /* 0x30 */
  20. unsigned int usbbphy_ctl; /* 0x34 */
  21. unsigned int misc; /* 0x38 */
  22. unsigned int mstpri[2]; /* 0x3C */
  23. unsigned int vpss_clkctl; /* 0x44 */
  24. unsigned int peri_clkctl; /* 0x48 */
  25. unsigned int deepsleep; /* 0x4C */
  26. unsigned int dft_enable; /* 0x50 */
  27. unsigned int debounce[8]; /* 0x54 */
  28. unsigned int vtpiocr; /* 0x74 */
  29. unsigned int pupdctl0; /* 0x78 */
  30. unsigned int pupdctl1; /* 0x7C */
  31. unsigned int hdimcopbt; /* 0x80 */
  32. unsigned int pll0_config; /* 0x84 */
  33. unsigned int pll1_config; /* 0x88 */
  34. };
  35. #define VPTIO_RDY (1 << 15)
  36. #define VPTIO_IOPWRDN (1 << 14)
  37. #define VPTIO_CLRZ (1 << 13)
  38. #define VPTIO_LOCK (1 << 7)
  39. #define VPTIO_PWRDN (1 << 6)
  40. #define VPSS_CLK_CTL_VPSS_CLKMD (1 << 7)
  41. #define dv_sys_module_regs \
  42. ((struct dv_sys_module_regs *)DAVINCI_SYSTEM_MODULE_BASE)
  43. #endif /* !CONFIG_SOC_DA8XX */
  44. #endif /* _DV_SYSCFG_DEFS_H_ */