pl310.h 1.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * (C) Copyright 2010
  4. * Texas Instruments, <www.ti.com>
  5. * Aneesh V <aneesh@ti.com>
  6. */
  7. #ifndef _PL310_H_
  8. #define _PL310_H_
  9. #include <linux/types.h>
  10. /* Register bit fields */
  11. #define PL310_AUX_CTRL_ASSOCIATIVITY_MASK (1 << 16)
  12. #define L2X0_DYNAMIC_CLK_GATING_EN (1 << 1)
  13. #define L2X0_STNDBY_MODE_EN (1 << 0)
  14. #define L2X0_CTRL_EN 1
  15. #define L310_SHARED_ATT_OVERRIDE_ENABLE (1 << 22)
  16. #define L310_AUX_CTRL_DATA_PREFETCH_MASK (1 << 28)
  17. #define L310_AUX_CTRL_INST_PREFETCH_MASK (1 << 29)
  18. struct pl310_regs {
  19. u32 pl310_cache_id;
  20. u32 pl310_cache_type;
  21. u32 pad1[62];
  22. u32 pl310_ctrl;
  23. u32 pl310_aux_ctrl;
  24. u32 pl310_tag_latency_ctrl;
  25. u32 pl310_data_latency_ctrl;
  26. u32 pad2[60];
  27. u32 pl310_event_cnt_ctrl;
  28. u32 pl310_event_cnt1_cfg;
  29. u32 pl310_event_cnt0_cfg;
  30. u32 pl310_event_cnt1_val;
  31. u32 pl310_event_cnt0_val;
  32. u32 pl310_intr_mask;
  33. u32 pl310_masked_intr_stat;
  34. u32 pl310_raw_intr_stat;
  35. u32 pl310_intr_clear;
  36. u32 pad3[323];
  37. u32 pl310_cache_sync;
  38. u32 pad4[15];
  39. u32 pl310_inv_line_pa;
  40. u32 pad5[2];
  41. u32 pl310_inv_way;
  42. u32 pad6[12];
  43. u32 pl310_clean_line_pa;
  44. u32 pad7[1];
  45. u32 pl310_clean_line_idx;
  46. u32 pl310_clean_way;
  47. u32 pad8[12];
  48. u32 pl310_clean_inv_line_pa;
  49. u32 pad9[1];
  50. u32 pl310_clean_inv_line_idx;
  51. u32 pl310_clean_inv_way;
  52. u32 pad10[64];
  53. u32 pl310_lockdown_dbase;
  54. u32 pl310_lockdown_ibase;
  55. u32 pad11[190];
  56. u32 pl310_addr_filter_start;
  57. u32 pl310_addr_filter_end;
  58. u32 pad12[190];
  59. u32 pl310_test_operation;
  60. u32 pad13[3];
  61. u32 pl310_line_data;
  62. u32 pad14[7];
  63. u32 pl310_line_tag;
  64. u32 pad15[3];
  65. u32 pl310_debug_ctrl;
  66. u32 pad16[7];
  67. u32 pl310_prefetch_ctrl;
  68. u32 pad17[7];
  69. u32 pl310_power_ctrl;
  70. };
  71. void pl310_inval_all(void);
  72. void pl310_clean_inval_all(void);
  73. void pl310_inval_range(u32 start, u32 end);
  74. void pl310_clean_inval_range(u32 start, u32 end);
  75. #endif