fsl_secure_boot.h 4.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright 2015 Freescale Semiconductor, Inc.
  4. * Copyright 2017 NXP
  5. */
  6. #ifndef __FSL_SECURE_BOOT_H
  7. #define __FSL_SECURE_BOOT_H
  8. #ifdef CONFIG_CHAIN_OF_TRUST
  9. #define CONFIG_FSL_SEC_MON
  10. #ifdef CONFIG_SPL_BUILD
  11. /*
  12. * Define the key hash for U-Boot here if public/private key pair used to
  13. * sign U-boot are different from the SRK hash put in the fuse
  14. * Example of defining KEY_HASH is
  15. * #define CONFIG_SPL_UBOOT_KEY_HASH \
  16. * "41066b564c6ffcef40ccbc1e0a5d0d519604000c785d97bbefd25e4d288d1c8b"
  17. * else leave it defined as NULL
  18. */
  19. #define CONFIG_SPL_UBOOT_KEY_HASH NULL
  20. #endif /* ifdef CONFIG_SPL_BUILD */
  21. #define CONFIG_KEY_REVOCATION
  22. #if defined(CONFIG_FSL_LAYERSCAPE)
  23. /*
  24. * For fsl layerscape based platforms, ESBC image Address in Header
  25. * is 64 bit.
  26. */
  27. #define CONFIG_ESBC_ADDR_64BIT
  28. #endif
  29. #ifndef CONFIG_SPL_BUILD
  30. #ifndef CONFIG_SYS_RAMBOOT
  31. /* The key used for verification of next level images
  32. * is picked up from an Extension Table which has
  33. * been verified by the ISBC (Internal Secure boot Code)
  34. * in boot ROM of the SoC.
  35. * The feature is only applicable in case of NOR boot and is
  36. * not applicable in case of RAMBOOT (NAND, SD, SPI).
  37. * For LS, this feature is available for all device if IE Table
  38. * is copied to XIP memory
  39. * Also, for LS, ISBC doesn't verify this table.
  40. */
  41. #define CONFIG_FSL_ISBC_KEY_EXT
  42. #endif
  43. #ifdef CONFIG_ARCH_LS2080A
  44. #define CONFIG_EXTRA_ENV \
  45. "setenv fdt_high 0xa0000000;" \
  46. "setenv initrd_high 0xcfffffff;" \
  47. "setenv hwconfig \'fsl_ddr:ctlr_intlv=null,bank_intlv=null\';"
  48. #else
  49. #define CONFIG_EXTRA_ENV \
  50. "setenv fdt_high 0xffffffff;" \
  51. "setenv initrd_high 0xffffffff;" \
  52. "setenv hwconfig \'fsl_ddr:ctlr_intlv=null,bank_intlv=null\';"
  53. #endif
  54. /* Copying Bootscript and Header to DDR from NOR for LS2 and for rest, from
  55. * Non-XIP Memory (Nand/SD)*/
  56. #if defined(CONFIG_SYS_RAMBOOT) || defined(CONFIG_FSL_LSCH3) || \
  57. defined(CONFIG_SD_BOOT) || defined(CONFIG_NAND_BOOT)
  58. #define CONFIG_BOOTSCRIPT_COPY_RAM
  59. #endif
  60. /* The address needs to be modified according to NOR, NAND, SD and
  61. * DDR memory map
  62. */
  63. #ifdef CONFIG_FSL_LSCH3
  64. #ifdef CONFIG_QSPI_BOOT
  65. #define CONFIG_BS_ADDR_DEVICE 0x20600000
  66. #define CONFIG_BS_HDR_ADDR_DEVICE 0x20640000
  67. #else /* NOR BOOT */
  68. #define CONFIG_BS_ADDR_DEVICE 0x580600000
  69. #define CONFIG_BS_HDR_ADDR_DEVICE 0x580640000
  70. #endif /*ifdef CONFIG_QSPI_BOOT */
  71. #define CONFIG_BS_SIZE 0x00001000
  72. #define CONFIG_BS_HDR_SIZE 0x00004000
  73. #define CONFIG_BS_ADDR_RAM 0xa0600000
  74. #define CONFIG_BS_HDR_ADDR_RAM 0xa0640000
  75. #else
  76. #ifdef CONFIG_SD_BOOT
  77. /* For SD boot address and size are assigned in terms of sector
  78. * offset and no. of sectors respectively.
  79. */
  80. #define CONFIG_BS_ADDR_DEVICE 0x00003000
  81. #define CONFIG_BS_HDR_ADDR_DEVICE 0x00003200
  82. #define CONFIG_BS_SIZE 0x00000008
  83. #define CONFIG_BS_HDR_SIZE 0x00000010
  84. #elif defined(CONFIG_NAND_BOOT)
  85. #define CONFIG_BS_ADDR_DEVICE 0x00600000
  86. #define CONFIG_BS_HDR_ADDR_DEVICE 0x00640000
  87. #define CONFIG_BS_SIZE 0x00001000
  88. #define CONFIG_BS_HDR_SIZE 0x00002000
  89. #elif defined(CONFIG_QSPI_BOOT)
  90. #define CONFIG_BS_ADDR_DEVICE 0x40600000
  91. #define CONFIG_BS_HDR_ADDR_DEVICE 0x40640000
  92. #define CONFIG_BS_SIZE 0x00001000
  93. #define CONFIG_BS_HDR_SIZE 0x00002000
  94. #else /* Default NOR Boot */
  95. #define CONFIG_BS_ADDR_DEVICE 0x60600000
  96. #define CONFIG_BS_HDR_ADDR_DEVICE 0x60640000
  97. #define CONFIG_BS_SIZE 0x00001000
  98. #define CONFIG_BS_HDR_SIZE 0x00002000
  99. #endif
  100. #define CONFIG_BS_ADDR_RAM 0x81000000
  101. #define CONFIG_BS_HDR_ADDR_RAM 0x81020000
  102. #endif
  103. #ifdef CONFIG_BOOTSCRIPT_COPY_RAM
  104. #define CONFIG_BOOTSCRIPT_ADDR CONFIG_BS_ADDR_RAM
  105. #define CONFIG_BOOTSCRIPT_HDR_ADDR CONFIG_BS_HDR_ADDR_RAM
  106. #else
  107. #define CONFIG_BOOTSCRIPT_HDR_ADDR CONFIG_BS_HDR_ADDR_DEVICE
  108. /* BOOTSCRIPT_ADDR is not required */
  109. #endif
  110. #ifdef CONFIG_FSL_LS_PPA
  111. /* Define the key hash here if SRK used for signing PPA image is
  112. * different from SRK hash put in SFP used for U-Boot.
  113. * Example
  114. * #define PPA_KEY_HASH \
  115. * "41066b564c6ffcef40ccbc1e0a5d0d519604000c785d97bbefd25e4d288d1c8b"
  116. */
  117. #define PPA_KEY_HASH NULL
  118. #endif /* ifdef CONFIG_FSL_LS_PPA */
  119. #include <config_fsl_chain_trust.h>
  120. #endif /* #ifndef CONFIG_SPL_BUILD */
  121. #endif /* #ifdef CONFIG_CHAIN_OF_TRUST */
  122. #endif