scu.h 893 B

1234567891011121314151617181920212223242526
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * (C) Copyright 2010,2011
  4. * NVIDIA Corporation <www.nvidia.com>
  5. */
  6. #ifndef _SCU_H_
  7. #define _SCU_H_
  8. /* ARM Snoop Control Unit (SCU) registers */
  9. struct scu_ctlr {
  10. uint scu_ctrl; /* SCU Control Register, offset 00 */
  11. uint scu_cfg; /* SCU Config Register, offset 04 */
  12. uint scu_cpu_pwr_stat; /* SCU CPU Power Status Register, offset 08 */
  13. uint scu_inv_all; /* SCU Invalidate All Register, offset 0C */
  14. uint scu_reserved0[12]; /* reserved, offset 10-3C */
  15. uint scu_filt_start; /* SCU Filtering Start Address Reg, offset 40 */
  16. uint scu_filt_end; /* SCU Filtering End Address Reg, offset 44 */
  17. uint scu_reserved1[2]; /* reserved, offset 48-4C */
  18. uint scu_acc_ctl; /* SCU Access Control Register, offset 50 */
  19. uint scu_ns_acc_ctl; /* SCU Non-secure Access Cntrl Reg, offset 54 */
  20. };
  21. #define SCU_CTRL_ENABLE (1 << 0)
  22. #endif /* SCU_H */