Strona główna Odkrywaj Pomoc
Zaloguj się
coolsoul
/
u-boot
1
0
Forkuj 0
Pliki Problemy 0 Oczekujące zmiany 0 Wiki
Drzewo: 0acdb2cc8a
Gałęzie Tagi
u-boot
/
arch
/
arm
/
include
/
asm
/
arch-omap3
/
dma.h

dma.h 2.4 KB
Historia Czysty

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263 
  1. /* SPDX-License-Identifier: GPL-2.0+ */
    2. 

  2. #ifndef __SDMA_H
    3. 

  3. #define __SDMA_H
    4. 

  4. 

  5. /* Copyright (C) 2011
    6. 

  6.  * Corscience GmbH & Co. KG - Simon Schwarz <schwarz@corscience.de>
    7. 

  7.  */
    8. 

  8. 

  9. /* Functions */
    10. 

  10. void omap3_dma_init(void);
    11. 

  11. int omap3_dma_conf_transfer(uint32_t chan, uint32_t *src, uint32_t *dst,
    12. 

  12. 		uint32_t sze);
    13. 

  13. int omap3_dma_start_transfer(uint32_t chan);
    14. 

  14. int omap3_dma_wait_for_transfer(uint32_t chan);
    15. 

  15. int omap3_dma_conf_chan(uint32_t chan, struct dma4_chan *config);
    16. 

  16. int omap3_dma_get_conf_chan(uint32_t chan, struct dma4_chan *config);
    17. 

  17. 

  18. /* Register settings */
    19. 

  19. #define CSDP_DATA_TYPE_8BIT             0x0
    20. 

  20. #define CSDP_DATA_TYPE_16BIT            0x1
    21. 

  21. #define CSDP_DATA_TYPE_32BIT            0x2
    22. 

  22. #define CSDP_SRC_BURST_SINGLE           (0x0 << 7)
    23. 

  23. #define CSDP_SRC_BURST_EN_16BYTES       (0x1 << 7)
    24. 

  24. #define CSDP_SRC_BURST_EN_32BYTES       (0x2 << 7)
    25. 

  25. #define CSDP_SRC_BURST_EN_64BYTES       (0x3 << 7)
    26. 

  26. #define CSDP_DST_BURST_SINGLE           (0x0 << 14)
    27. 

  27. #define CSDP_DST_BURST_EN_16BYTES       (0x1 << 14)
    28. 

  28. #define CSDP_DST_BURST_EN_32BYTES       (0x2 << 14)
    29. 

  29. #define CSDP_DST_BURST_EN_64BYTES       (0x3 << 14)
    30. 

  30. #define CSDP_DST_ENDIAN_LOCK_ADAPT      (0x0 << 18)
    31. 

  31. #define CSDP_DST_ENDIAN_LOCK_LOCK       (0x1 << 18)
    32. 

  32. #define CSDP_DST_ENDIAN_LITTLE          (0x0 << 19)
    33. 

  33. #define CSDP_DST_ENDIAN_BIG             (0x1 << 19)
    34. 

  34. #define CSDP_SRC_ENDIAN_LOCK_ADAPT      (0x0 << 20)
    35. 

  35. #define CSDP_SRC_ENDIAN_LOCK_LOCK       (0x1 << 20)
    36. 

  36. #define CSDP_SRC_ENDIAN_LITTLE          (0x0 << 21)
    37. 

  37. #define CSDP_SRC_ENDIAN_BIG             (0x1 << 21)
    38. 

  38. 

  39. #define CCR_READ_PRIORITY_LOW           (0x0 << 6)
    40. 

  40. #define CCR_READ_PRIORITY_HIGH          (0x1 << 6)
    41. 

  41. #define CCR_ENABLE_DISABLED             (0x0 << 7)
    42. 

  42. #define CCR_ENABLE_ENABLE               (0x1 << 7)
    43. 

  43. #define CCR_SRC_AMODE_CONSTANT          (0x0 << 12)
    44. 

  44. #define CCR_SRC_AMODE_POST_INC          (0x1 << 12)
    45. 

  45. #define CCR_SRC_AMODE_SINGLE_IDX        (0x2 << 12)
    46. 

  46. #define CCR_SRC_AMODE_DOUBLE_IDX        (0x3 << 12)
    47. 

  47. #define CCR_DST_AMODE_CONSTANT          (0x0 << 14)
    48. 

  48. #define CCR_DST_AMODE_POST_INC          (0x1 << 14)
    49. 

  49. #define CCR_DST_AMODE_SINGLE_IDX        (0x2 << 14)
    50. 

  50. #define CCR_DST_AMODE_SOUBLE_IDX        (0x3 << 14)
    51. 

  51. 

  52. #define CCR_RD_ACTIVE_MASK              (1 << 9)
    53. 

  53. #define CCR_WR_ACTIVE_MASK              (1 << 10)
    54. 

  54. 

  55. #define CSR_TRANS_ERR			(1 << 8)
    56. 

  56. #define CSR_SUPERVISOR_ERR		(1 << 10)
    57. 

  57. #define CSR_MISALIGNED_ADRS_ERR		(1 << 11)
    58. 

  58. 

  59. /* others */
    60. 

  60. #define CHAN_NR_MIN			0
    61. 

  61. #define CHAN_NR_MAX			31
    62. 

  62. 

  63. #endif /* __SDMA_H */
    64.