clock.h 1.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * (C) Copyright 2009
  4. * Stefano Babic, DENX Software Engineering, sbabic@denx.de.
  5. */
  6. #ifndef __ASM_ARCH_CLOCK_H
  7. #define __ASM_ARCH_CLOCK_H
  8. #include <common.h>
  9. #ifdef CONFIG_SYS_MX5_HCLK
  10. #define MXC_HCLK CONFIG_SYS_MX5_HCLK
  11. #else
  12. #define MXC_HCLK 24000000
  13. #endif
  14. #ifdef CONFIG_SYS_MX5_CLK32
  15. #define MXC_CLK32 CONFIG_SYS_MX5_CLK32
  16. #else
  17. #define MXC_CLK32 32768
  18. #endif
  19. enum mxc_clock {
  20. MXC_ARM_CLK = 0,
  21. MXC_AHB_CLK,
  22. MXC_IPG_CLK,
  23. MXC_IPG_PERCLK,
  24. MXC_UART_CLK,
  25. MXC_CSPI_CLK,
  26. MXC_ESDHC_CLK,
  27. MXC_ESDHC2_CLK,
  28. MXC_ESDHC3_CLK,
  29. MXC_ESDHC4_CLK,
  30. MXC_FEC_CLK,
  31. MXC_SATA_CLK,
  32. MXC_DDR_CLK,
  33. MXC_NFC_CLK,
  34. MXC_PERIPH_CLK,
  35. MXC_I2C_CLK,
  36. };
  37. u32 imx_get_uartclk(void);
  38. u32 imx_get_fecclk(void);
  39. unsigned int mxc_get_clock(enum mxc_clock clk);
  40. int mxc_set_clock(u32 ref, u32 freq, u32 clk_type);
  41. void set_usb_phy_clk(void);
  42. void enable_usb_phy1_clk(bool enable);
  43. void enable_usb_phy2_clk(bool enable);
  44. void set_usboh3_clk(void);
  45. void enable_usboh3_clk(bool enable);
  46. void mxc_set_sata_internal_clock(void);
  47. int enable_i2c_clk(unsigned char enable, unsigned i2c_num);
  48. void enable_nfc_clk(unsigned char enable);
  49. void enable_efuse_prog_supply(bool enable);
  50. #endif /* __ASM_ARCH_CLOCK_H */