gpio.h 842 B

123456789101112131415161718192021222324252627282930313233343536373839404142
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * LPC32xx GPIO interface
  4. *
  5. * (C) Copyright 2014 DENX Software Engineering GmbH
  6. * Written-by: Albert ARIBAUD <albert.aribaud@3adev.fr>
  7. */
  8. /**
  9. * GPIO Register map for LPC32xx
  10. */
  11. struct gpio_regs {
  12. u32 p3_inp_state;
  13. u32 p3_outp_set;
  14. u32 p3_outp_clr;
  15. u32 p3_outp_state;
  16. /* Watch out! the following are shared between p2 and p3 */
  17. u32 p2_p3_dir_set;
  18. u32 p2_p3_dir_clr;
  19. u32 p2_p3_dir_state;
  20. /* Now back to 'one register for one port' */
  21. u32 p2_inp_state;
  22. u32 p2_outp_set;
  23. u32 p2_outp_clr;
  24. u32 reserved1[6];
  25. u32 p0_inp_state;
  26. u32 p0_outp_set;
  27. u32 p0_outp_clr;
  28. u32 p0_outp_state;
  29. u32 p0_dir_set;
  30. u32 p0_dir_clr;
  31. u32 p0_dir_state;
  32. u32 reserved2;
  33. u32 p1_inp_state;
  34. u32 p1_outp_set;
  35. u32 p1_outp_clr;
  36. u32 p1_outp_state;
  37. u32 p1_dir_set;
  38. u32 p1_dir_clr;
  39. u32 p1_dir_state;
  40. };