123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151 |
- /*
- * (C) Copyright 2012 Michal Simek <monstr@monstr.eu>
- *
- * SPDX-License-Identifier: GPL-2.0+
- */
- #include <common.h>
- #include <fdtdec.h>
- #include <fpga.h>
- #include <mmc.h>
- #include <netdev.h>
- #include <zynqpl.h>
- #include <asm/arch/hardware.h>
- #include <asm/arch/sys_proto.h>
- DECLARE_GLOBAL_DATA_PTR;
- #if (defined(CONFIG_FPGA) && !defined(CONFIG_SPL_BUILD)) || \
- (defined(CONFIG_SPL_FPGA_SUPPORT) && defined(CONFIG_SPL_BUILD))
- static xilinx_desc fpga;
- /* It can be done differently */
- static xilinx_desc fpga010 = XILINX_XC7Z010_DESC(0x10);
- static xilinx_desc fpga015 = XILINX_XC7Z015_DESC(0x15);
- static xilinx_desc fpga020 = XILINX_XC7Z020_DESC(0x20);
- static xilinx_desc fpga030 = XILINX_XC7Z030_DESC(0x30);
- static xilinx_desc fpga035 = XILINX_XC7Z035_DESC(0x35);
- static xilinx_desc fpga045 = XILINX_XC7Z045_DESC(0x45);
- static xilinx_desc fpga100 = XILINX_XC7Z100_DESC(0x100);
- #endif
- int board_init(void)
- {
- #if (defined(CONFIG_FPGA) && !defined(CONFIG_SPL_BUILD)) || \
- (defined(CONFIG_SPL_FPGA_SUPPORT) && defined(CONFIG_SPL_BUILD))
- u32 idcode;
- idcode = zynq_slcr_get_idcode();
- switch (idcode) {
- case XILINX_ZYNQ_7010:
- fpga = fpga010;
- break;
- case XILINX_ZYNQ_7015:
- fpga = fpga015;
- break;
- case XILINX_ZYNQ_7020:
- fpga = fpga020;
- break;
- case XILINX_ZYNQ_7030:
- fpga = fpga030;
- break;
- case XILINX_ZYNQ_7035:
- fpga = fpga035;
- break;
- case XILINX_ZYNQ_7045:
- fpga = fpga045;
- break;
- case XILINX_ZYNQ_7100:
- fpga = fpga100;
- break;
- }
- #endif
- #if (defined(CONFIG_FPGA) && !defined(CONFIG_SPL_BUILD)) || \
- (defined(CONFIG_SPL_FPGA_SUPPORT) && defined(CONFIG_SPL_BUILD))
- fpga_init();
- fpga_add(fpga_xilinx, &fpga);
- #endif
- return 0;
- }
- int board_late_init(void)
- {
- switch ((zynq_slcr_get_boot_mode()) & ZYNQ_BM_MASK) {
- case ZYNQ_BM_NOR:
- setenv("modeboot", "norboot");
- break;
- case ZYNQ_BM_SD:
- setenv("modeboot", "sdboot");
- break;
- case ZYNQ_BM_JTAG:
- setenv("modeboot", "jtagboot");
- break;
- default:
- setenv("modeboot", "");
- break;
- }
- return 0;
- }
- #ifdef CONFIG_DISPLAY_BOARDINFO
- int checkboard(void)
- {
- puts("Board:\tXilinx Zynq\n");
- return 0;
- }
- #endif
- int board_eth_init(bd_t *bis)
- {
- u32 ret = 0;
- #ifdef CONFIG_XILINX_AXIEMAC
- ret |= xilinx_axiemac_initialize(bis, XILINX_AXIEMAC_BASEADDR,
- XILINX_AXIDMA_BASEADDR);
- #endif
- #ifdef CONFIG_XILINX_EMACLITE
- u32 txpp = 0;
- u32 rxpp = 0;
- # ifdef CONFIG_XILINX_EMACLITE_TX_PING_PONG
- txpp = 1;
- # endif
- # ifdef CONFIG_XILINX_EMACLITE_RX_PING_PONG
- rxpp = 1;
- # endif
- ret |= xilinx_emaclite_initialize(bis, XILINX_EMACLITE_BASEADDR,
- txpp, rxpp);
- #endif
- return ret;
- }
- int dram_init(void)
- {
- #if CONFIG_IS_ENABLED(OF_CONTROL)
- int node;
- fdt_addr_t addr;
- fdt_size_t size;
- const void *blob = gd->fdt_blob;
- node = fdt_node_offset_by_prop_value(blob, -1, "device_type",
- "memory", 7);
- if (node == -FDT_ERR_NOTFOUND) {
- debug("ZYNQ DRAM: Can't get memory node\n");
- return -1;
- }
- addr = fdtdec_get_addr_size(blob, node, "reg", &size);
- if (addr == FDT_ADDR_T_NONE || size == 0) {
- debug("ZYNQ DRAM: Can't get base address or size\n");
- return -1;
- }
- gd->ram_size = size;
- #else
- gd->ram_size = CONFIG_SYS_SDRAM_SIZE;
- #endif
- zynq_ddrc_init();
- return 0;
- }
|