chromebox_panther.dts 1.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778
  1. /dts-v1/;
  2. /include/ "skeleton.dtsi"
  3. /include/ "serial.dtsi"
  4. /include/ "rtc.dtsi"
  5. /include/ "tsc_timer.dtsi"
  6. / {
  7. model = "Google Panther";
  8. compatible = "google,panther", "intel,haswell";
  9. aliases {
  10. spi0 = "/spi";
  11. };
  12. config {
  13. silent-console = <0>;
  14. no-keyboard;
  15. };
  16. gpioa {
  17. compatible = "intel,ich6-gpio";
  18. u-boot,dm-pre-reloc;
  19. reg = <0 0x10>;
  20. bank-name = "A";
  21. };
  22. gpiob {
  23. compatible = "intel,ich6-gpio";
  24. u-boot,dm-pre-reloc;
  25. reg = <0x30 0x10>;
  26. bank-name = "B";
  27. };
  28. gpioc {
  29. compatible = "intel,ich6-gpio";
  30. u-boot,dm-pre-reloc;
  31. reg = <0x40 0x10>;
  32. bank-name = "C";
  33. };
  34. chosen {
  35. stdout-path = "/serial";
  36. };
  37. pci {
  38. compatible = "pci-x86";
  39. #address-cells = <3>;
  40. #size-cells = <2>;
  41. u-boot,dm-pre-reloc;
  42. ranges = <0x02000000 0x0 0xe0000000 0xe0000000 0 0x10000000
  43. 0x42000000 0x0 0xd0000000 0xd0000000 0 0x10000000
  44. 0x01000000 0x0 0x1000 0x1000 0 0xf000>;
  45. };
  46. spi {
  47. #address-cells = <1>;
  48. #size-cells = <0>;
  49. compatible = "intel,ich-spi";
  50. spi-flash@0 {
  51. #size-cells = <1>;
  52. #address-cells = <1>;
  53. reg = <0>;
  54. compatible = "winbond,w25q64", "spi-flash";
  55. memory-map = <0xff800000 0x00800000>;
  56. rw-mrc-cache {
  57. label = "rw-mrc-cache";
  58. reg = <0x003e0000 0x00010000>;
  59. };
  60. };
  61. };
  62. tpm {
  63. reg = <0xfed40000 0x5000>;
  64. compatible = "infineon,slb9635lpc";
  65. };
  66. };