stm32.h 1.9 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980
  1. /*
  2. * Copyright (C) 2018, STMicroelectronics - All Rights Reserved
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+ BSD-3-Clause
  5. */
  6. #ifndef _MACH_STM32_H_
  7. #define _MACH_STM32_H_
  8. /*
  9. * Peripheral memory map
  10. * only address used before device tree parsing
  11. */
  12. #define STM32_RCC_BASE 0x50000000
  13. #define STM32_PWR_BASE 0x50001000
  14. #define STM32_DBGMCU_BASE 0x50081000
  15. #define STM32_TZC_BASE 0x5C006000
  16. #define STM32_ETZPC_BASE 0x5C007000
  17. #define STM32_TAMP_BASE 0x5C00A000
  18. #define STM32_SYSRAM_BASE 0x2FFC0000
  19. #define STM32_SYSRAM_SIZE SZ_256K
  20. #define STM32_DDR_BASE 0xC0000000
  21. #define STM32_DDR_SIZE SZ_1G
  22. #ifndef __ASSEMBLY__
  23. /*
  24. * enumerated for boot interface from Bootrom, used in TAMP_BOOT_CONTEXT
  25. * - boot device = bit 8:4
  26. * - boot instance = bit 3:0
  27. */
  28. #define BOOT_TYPE_MASK 0xF0
  29. #define BOOT_TYPE_SHIFT 4
  30. #define BOOT_INSTANCE_MASK 0x0F
  31. #define BOOT_INSTANCE_SHIFT 0
  32. enum boot_device {
  33. BOOT_FLASH_SD = 0x10,
  34. BOOT_FLASH_SD_1 = 0x11,
  35. BOOT_FLASH_SD_2 = 0x12,
  36. BOOT_FLASH_SD_3 = 0x13,
  37. BOOT_FLASH_EMMC = 0x20,
  38. BOOT_FLASH_EMMC_1 = 0x21,
  39. BOOT_FLASH_EMMC_2 = 0x22,
  40. BOOT_FLASH_EMMC_3 = 0x23,
  41. BOOT_FLASH_NAND = 0x30,
  42. BOOT_FLASH_NAND_FMC = 0x31,
  43. BOOT_FLASH_NOR = 0x40,
  44. BOOT_FLASH_NOR_QSPI = 0x41,
  45. BOOT_SERIAL_UART = 0x50,
  46. BOOT_SERIAL_UART_1 = 0x51,
  47. BOOT_SERIAL_UART_2 = 0x52,
  48. BOOT_SERIAL_UART_3 = 0x53,
  49. BOOT_SERIAL_UART_4 = 0x54,
  50. BOOT_SERIAL_UART_5 = 0x55,
  51. BOOT_SERIAL_UART_6 = 0x56,
  52. BOOT_SERIAL_UART_7 = 0x57,
  53. BOOT_SERIAL_UART_8 = 0x58,
  54. BOOT_SERIAL_USB = 0x60,
  55. BOOT_SERIAL_USB_OTG = 0x62,
  56. };
  57. /* TAMP registers */
  58. #define TAMP_BACKUP_REGISTER(x) (STM32_TAMP_BASE + 0x100 + 4 * x)
  59. #define TAMP_BOOT_CONTEXT TAMP_BACKUP_REGISTER(20)
  60. #define TAMP_BOOT_MODE_MASK GENMASK(15, 8)
  61. #define TAMP_BOOT_MODE_SHIFT 8
  62. #define TAMP_BOOT_DEVICE_MASK GENMASK(7, 4)
  63. #define TAMP_BOOT_INSTANCE_MASK GENMASK(3, 0)
  64. #endif /* __ASSEMBLY__*/
  65. #endif /* _MACH_STM32_H_ */