Patrice Chotard
|
8b41464547
clk: clk_stm32f: Use PLLSAIP as USB 48MHz clock
|
7 years ago |
Tom Rini
|
83d290c56f
SPDX: Convert all of our single license tags to Linux Kernel style
|
7 years ago |
Patrice Chotard
|
6243c88448
clk: clk_stm32f: Add DSI clock support
|
7 years ago |
Patrice Chotard
|
5e993508cb
clk: clk_stm32f: Add set_rate for LTDC clock
|
7 years ago |
Patrice Chotard
|
e8fb9ed254
clk: clk_stm32f: Configure SAI PLL to generate LTDC pixel clock
|
7 years ago |
Patrice Chotard
|
1038e033e1
clk: clk_stm32f: Rework SDMMC stm32_clk_get_rate() part
|
7 years ago |
Patrice Chotard
|
651a70e8d5
clk: clk_stm32f: No more need of 48Mhz from PLL_SAI
|
7 years ago |
Patrice Chotard
|
526aa92960
clk: clk_stm32f: Fix RCC_PLLSAICFGR mask defines
|
7 years ago |
Patrice Chotard
|
aa230be4bf
clk: clk_stm32f: Fix stm32_clk_get_rate()
|
7 years ago |
Patrice Chotard
|
aa5e3e22f4
board: stm32: switch to DM STM32 timer
|
7 years ago |
Patrice Chotard
|
61803a95a1
clk: clk_stm32f: Fix stm32_clk_get_rate() for timer
|
7 years ago |
Patrice Chotard
|
05e23dd489
clk: clk_stm32: Add .set_rate callback
|
7 years ago |
Patrice Chotard
|
990dba6498
clk: clk_stm32f: Fix PLLSAICFGR_PLLSAIP_4 divider value
|
7 years ago |
Patrice Chotard
|
20fe38e75a
clk: clk_stm32f: Move SYSCFG clock setup into configure_clocks()
|
7 years ago |
Patrice Chotard
|
68a69ed2a4
clk: clk_stm32f: Remove STMMAC clock setup
|
7 years ago |
Patrice Chotard
|
cb97ff9d3d
clk: stm32: retrieve external oscillator frequency from DT
|
7 years ago |
Patrice Chotard
|
4a56fd484a
board: stm32f429-disco: switch to DM STM32 clock driver
|
7 years ago |
Patrice Chotard
|
4e97e25723
clk: clk_stm32fx: add clock configuration for mmc usage
|
7 years ago |
Patrice Chotard
|
928954fe58
dm: misc: bind STM32F4/F7 clock from rcc MFD driver
|
7 years ago |
Patrice Chotard
|
c88c6a9e03
clk: stm32fx: migrate define from rcc.h to driver
|
7 years ago |
Patrice Chotard
|
f264e23572
clk: stm32f7: rename clk_stm32f7.c to clk_stm32f.c
|
7 years ago |