Thierry Reding
|
ad3d6e88a1
armv8/mmu: Set bits marked RES1 in TCR
|
9 years ago |
Alison Wang
|
9979922015
armv8: fsl-lsch3: Rewrite MMU translation table entries
|
9 years ago |
Wu, Josh
|
633b6ccedf
ARM: cache: implement a default weak flush_cache() function
|
9 years ago |
Wu, Josh
|
387871a10e
ARM: cache: add an empty stub function for invalidate/flush dcache
|
9 years ago |
Siva Durga Prasad Paladugu
|
dad17fd510
armv8: caches: Added routine to set non cacheable region
|
10 years ago |
Thierry Reding
|
8b19dff579
armv8/cache: Fix page table creation
|
9 years ago |
York Sun
|
dcd468b8f4
armv8/fsl-lsch3: Convert flushing L3 to assembly to avoid using stack
|
10 years ago |
York Sun
|
2f78eae506
ARMv8/FSL_LSCH3: Add FSL_LSCH3 SoC
|
11 years ago |
York Sun
|
22932ffc03
ARMv8: Adjust MMU setup
|
11 years ago |
York Sun
|
1e6ad55c05
armv8/cache: Change cache invalidate and flush function
|
11 years ago |
York Sun
|
f5222cfd49
armv8/cache: Consolidate setting for MAIR and TCR
|
11 years ago |
David Feng
|
0ae7653128
arm64: core support
|
11 years ago |