|
@@ -10,7 +10,7 @@
|
|
#include <asm/io.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/gxbb.h>
|
|
#include <asm/arch/gxbb.h>
|
|
#include <asm/arch/sm.h>
|
|
#include <asm/arch/sm.h>
|
|
-#include <phy.h>
|
|
|
|
|
|
+#include <asm/arch/eth.h>
|
|
|
|
|
|
#define EFUSE_SN_OFFSET 20
|
|
#define EFUSE_SN_OFFSET 20
|
|
#define EFUSE_SN_SIZE 16
|
|
#define EFUSE_SN_SIZE 16
|
|
@@ -28,17 +28,7 @@ int misc_init_r(void)
|
|
char serial[EFUSE_SN_SIZE];
|
|
char serial[EFUSE_SN_SIZE];
|
|
ssize_t len;
|
|
ssize_t len;
|
|
|
|
|
|
- /* Set RMII mode */
|
|
|
|
- out_le32(GXBB_ETH_REG_0, GXBB_ETH_REG_0_INVERT_RMII_CLK |
|
|
|
|
- GXBB_ETH_REG_0_CLK_EN);
|
|
|
|
-
|
|
|
|
- /* Use Internal PHY */
|
|
|
|
- out_le32(GXBB_ETH_REG_2, 0x10110181);
|
|
|
|
- out_le32(GXBB_ETH_REG_3, 0xe40908ff);
|
|
|
|
-
|
|
|
|
- /* Enable power and clock gate */
|
|
|
|
- setbits_le32(GXBB_GCLK_MPEG_1, GXBB_GCLK_MPEG_1_ETH);
|
|
|
|
- clrbits_le32(GXBB_MEM_PD_REG_0, GXBB_MEM_PD_REG_0_ETH_MASK);
|
|
|
|
|
|
+ meson_gx_eth_init(PHY_INTERFACE_MODE_RMII, 0);
|
|
|
|
|
|
if (!eth_env_get_enetaddr("ethaddr", mac_addr)) {
|
|
if (!eth_env_get_enetaddr("ethaddr", mac_addr)) {
|
|
len = meson_sm_read_efuse(EFUSE_MAC_OFFSET,
|
|
len = meson_sm_read_efuse(EFUSE_MAC_OFFSET,
|