|
@@ -152,6 +152,7 @@
|
|
#define CONFIG_SYS_FSL_ERRATUM_A005125
|
|
#define CONFIG_SYS_FSL_ERRATUM_A005125
|
|
#define CONFIG_SYS_FSL_ERRATUM_I2C_A004447
|
|
#define CONFIG_SYS_FSL_ERRATUM_I2C_A004447
|
|
#define CONFIG_SYS_FSL_A004447_SVR_REV 0x10
|
|
#define CONFIG_SYS_FSL_A004447_SVR_REV 0x10
|
|
|
|
+#define CONFIG_ESDHC_HC_BLK_ADDR
|
|
|
|
|
|
/* P1011 is single core version of P1020 */
|
|
/* P1011 is single core version of P1020 */
|
|
#elif defined(CONFIG_P1011)
|
|
#elif defined(CONFIG_P1011)
|
|
@@ -552,6 +553,7 @@
|
|
#define CONFIG_NAND_FSL_IFC
|
|
#define CONFIG_NAND_FSL_IFC
|
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
|
|
#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
|
|
#define CONFIG_SYS_FSL_ERRATUM_A005125
|
|
#define CONFIG_SYS_FSL_ERRATUM_A005125
|
|
|
|
+#define CONFIG_ESDHC_HC_BLK_ADDR
|
|
|
|
|
|
#elif defined(CONFIG_BSC9132)
|
|
#elif defined(CONFIG_BSC9132)
|
|
#define CONFIG_MAX_CPUS 2
|
|
#define CONFIG_MAX_CPUS 2
|
|
@@ -575,6 +577,7 @@
|
|
#define CONFIG_SYS_FSL_ERRATUM_A005125
|
|
#define CONFIG_SYS_FSL_ERRATUM_A005125
|
|
#define CONFIG_SYS_FSL_ERRATUM_I2C_A004447
|
|
#define CONFIG_SYS_FSL_ERRATUM_I2C_A004447
|
|
#define CONFIG_SYS_FSL_A004447_SVR_REV 0x11
|
|
#define CONFIG_SYS_FSL_A004447_SVR_REV 0x11
|
|
|
|
+#define CONFIG_ESDHC_HC_BLK_ADDR
|
|
|
|
|
|
#elif defined(CONFIG_PPC_T4240) || defined(CONFIG_PPC_T4160)
|
|
#elif defined(CONFIG_PPC_T4240) || defined(CONFIG_PPC_T4160)
|
|
#define CONFIG_E6500
|
|
#define CONFIG_E6500
|