|
@@ -34,7 +34,7 @@ struct utmi_phy_data {
|
|
* PIPE selector include USB and PCIe options.
|
|
* PIPE selector include USB and PCIe options.
|
|
* PHY selector include the Ethernet and SATA options, every Ethernet
|
|
* PHY selector include the Ethernet and SATA options, every Ethernet
|
|
* option has different options, for example: serdes lane2 had option
|
|
* option has different options, for example: serdes lane2 had option
|
|
- * Eth_port_0 that include (SGMII0, XAUI0, RXAUI0, SFI)
|
|
|
|
|
|
+ * Eth_port_0 that include (SGMII0, RXAUI0, SFI)
|
|
*/
|
|
*/
|
|
struct comphy_mux_data cp110_comphy_phy_mux_data[] = {
|
|
struct comphy_mux_data cp110_comphy_phy_mux_data[] = {
|
|
{4, {{PHY_TYPE_UNCONNECTED, 0x0}, {PHY_TYPE_SGMII1, 0x1}, /* Lane 0 */
|
|
{4, {{PHY_TYPE_UNCONNECTED, 0x0}, {PHY_TYPE_SGMII1, 0x1}, /* Lane 0 */
|
|
@@ -46,9 +46,9 @@ struct comphy_mux_data cp110_comphy_phy_mux_data[] = {
|
|
{PHY_TYPE_SATA0, 0x4} } },
|
|
{PHY_TYPE_SATA0, 0x4} } },
|
|
{8, {{PHY_TYPE_UNCONNECTED, 0x0}, {PHY_TYPE_RXAUI1, 0x1}, /* Lane 3 */
|
|
{8, {{PHY_TYPE_UNCONNECTED, 0x0}, {PHY_TYPE_RXAUI1, 0x1}, /* Lane 3 */
|
|
{PHY_TYPE_SGMII1, 0x2}, {PHY_TYPE_SATA1, 0x4} } },
|
|
{PHY_TYPE_SGMII1, 0x2}, {PHY_TYPE_SATA1, 0x4} } },
|
|
- {7, {{PHY_TYPE_UNCONNECTED, 0x0}, {PHY_TYPE_SGMII2, 0x1}, /* Lane 4 */
|
|
|
|
|
|
+ {7, {{PHY_TYPE_UNCONNECTED, 0x0}, {PHY_TYPE_SGMII0, 0x2}, /* Lane 4 */
|
|
{PHY_TYPE_RXAUI0, 0x2}, {PHY_TYPE_SFI, 0x2},
|
|
{PHY_TYPE_RXAUI0, 0x2}, {PHY_TYPE_SFI, 0x2},
|
|
- {PHY_TYPE_SGMII1, 0x2} } },
|
|
|
|
|
|
+ {PHY_TYPE_SGMII1, 0x1} } },
|
|
{6, {{PHY_TYPE_UNCONNECTED, 0x0}, {PHY_TYPE_SGMII2, 0x1}, /* Lane 5 */
|
|
{6, {{PHY_TYPE_UNCONNECTED, 0x0}, {PHY_TYPE_SGMII2, 0x1}, /* Lane 5 */
|
|
{PHY_TYPE_RXAUI1, 0x2}, {PHY_TYPE_SATA1, 0x4} } },
|
|
{PHY_TYPE_RXAUI1, 0x2}, {PHY_TYPE_SATA1, 0x4} } },
|
|
};
|
|
};
|