|
@@ -316,11 +316,10 @@ static void imx_set_wdog_powerdown(bool enable)
|
|
{
|
|
{
|
|
struct wdog_regs *wdog1 = (struct wdog_regs *)WDOG1_BASE_ADDR;
|
|
struct wdog_regs *wdog1 = (struct wdog_regs *)WDOG1_BASE_ADDR;
|
|
struct wdog_regs *wdog2 = (struct wdog_regs *)WDOG2_BASE_ADDR;
|
|
struct wdog_regs *wdog2 = (struct wdog_regs *)WDOG2_BASE_ADDR;
|
|
-
|
|
|
|
-#ifdef CONFIG_MX6SX
|
|
|
|
struct wdog_regs *wdog3 = (struct wdog_regs *)WDOG3_BASE_ADDR;
|
|
struct wdog_regs *wdog3 = (struct wdog_regs *)WDOG3_BASE_ADDR;
|
|
- writew(enable, &wdog3->wmcr);
|
|
|
|
-#endif
|
|
|
|
|
|
+
|
|
|
|
+ if (is_cpu_type(MXC_CPU_MX6SX) || is_cpu_type(MXC_CPU_MX6UL))
|
|
|
|
+ writew(enable, &wdog3->wmcr);
|
|
|
|
|
|
/* Write to the PDE (Power Down Enable) bit */
|
|
/* Write to the PDE (Power Down Enable) bit */
|
|
writew(enable, &wdog1->wmcr);
|
|
writew(enable, &wdog1->wmcr);
|
|
@@ -530,7 +529,7 @@ void s_init(void)
|
|
u32 mask528;
|
|
u32 mask528;
|
|
u32 reg, periph1, periph2;
|
|
u32 reg, periph1, periph2;
|
|
|
|
|
|
- if (is_cpu_type(MXC_CPU_MX6SX))
|
|
|
|
|
|
+ if (is_cpu_type(MXC_CPU_MX6SX) || is_cpu_type(MXC_CPU_MX6UL))
|
|
return;
|
|
return;
|
|
|
|
|
|
/* Due to hardware limitation, on MX6Q we need to gate/ungate all PFDs
|
|
/* Due to hardware limitation, on MX6Q we need to gate/ungate all PFDs
|