|
@@ -21,6 +21,9 @@
|
|
|
#define ZYNQ_I2C_BASEADDR1 0xE0005000
|
|
|
#define ZYNQ_SPI_BASEADDR0 0xE0006000
|
|
|
#define ZYNQ_SPI_BASEADDR1 0xE0007000
|
|
|
+#define ZYNQ_QSPI_BASEADDR 0xE000D000
|
|
|
+#define ZYNQ_SMC_BASEADDR 0xE000E000
|
|
|
+#define ZYNQ_NAND_BASEADDR 0xE1000000
|
|
|
#define ZYNQ_DDRC_BASEADDR 0xF8006000
|
|
|
#define ZYNQ_EFUSE_BASEADDR 0xF800D000
|
|
|
#define ZYNQ_USB_BASEADDR0 0xE0002000
|