|
@@ -172,6 +172,33 @@
|
|
|
#define CONFIG_SYS_NAND_MASK_ALE 0x8
|
|
|
#undef CONFIG_SYS_NAND_HW_ECC
|
|
|
#define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND devices */
|
|
|
+#define CONFIG_SYS_NAND_HW_ECC_OOBFIRST
|
|
|
+#define CONFIG_SYS_NAND_5_ADDR_CYCLE
|
|
|
+#define CONFIG_SYS_NAND_PAGE_SIZE (2 << 10)
|
|
|
+#define CONFIG_SYS_NAND_BLOCK_SIZE (128 << 10)
|
|
|
+#define CONFIG_SYS_NAND_U_BOOT_SIZE 0x200 /*0x60000*/
|
|
|
+#define CONFIG_SYS_NAND_U_BOOT_DST 0xc1080000
|
|
|
+#define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_NAND_U_BOOT_DST
|
|
|
+#define CONFIG_SYS_NAND_U_BOOT_RELOC_SP (CONFIG_SYS_NAND_U_BOOT_DST - \
|
|
|
+ CONFIG_SYS_NAND_U_BOOT_SIZE - \
|
|
|
+ CONFIG_SYS_MALLOC_LEN - \
|
|
|
+ GENERATED_GBL_DATA_SIZE)
|
|
|
+#define CONFIG_SYS_NAND_ECCPOS { \
|
|
|
+ 24, 25, 26, 27, 28, \
|
|
|
+ 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, \
|
|
|
+ 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, \
|
|
|
+ 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, \
|
|
|
+ 59, 60, 61, 62, 63 }
|
|
|
+#define CONFIG_SYS_NAND_PAGE_COUNT 64
|
|
|
+#define CONFIG_SYS_NAND_BAD_BLOCK_POS 0
|
|
|
+#define CONFIG_SYS_NAND_ECCSIZE 512
|
|
|
+#define CONFIG_SYS_NAND_ECCBYTES 10
|
|
|
+#define CONFIG_SYS_NAND_OOBSIZE 64
|
|
|
+#define CONFIG_SPL_NAND_BASE
|
|
|
+#define CONFIG_SPL_NAND_DRIVERS
|
|
|
+#define CONFIG_SPL_NAND_ECC
|
|
|
+#define CONFIG_SPL_NAND_SIMPLE
|
|
|
+#define CONFIG_SPL_NAND_LOAD
|
|
|
#endif
|
|
|
|
|
|
#ifdef CONFIG_SYS_USE_NOR
|