瀏覽代碼

i.MX6: define CACHELINE_SIZE

Signed-off-by: Eric Nelson <eric.nelson@boundarydevices.com>
Acked-by: Marek Vasut <marex@denx.de>
Eric Nelson 13 年之前
父節點
當前提交
c415919d57
共有 1 個文件被更改,包括 2 次插入0 次删除
  1. 2 0
      arch/arm/include/asm/arch-mx6/imx-regs.h

+ 2 - 0
arch/arm/include/asm/arch-mx6/imx-regs.h

@@ -19,6 +19,8 @@
 #ifndef __ASM_ARCH_MX6_IMX_REGS_H__
 #define __ASM_ARCH_MX6_IMX_REGS_H__
 
+#define CONFIG_SYS_CACHELINE_SIZE	32
+
 #define ROMCP_ARB_BASE_ADDR             0x00000000
 #define ROMCP_ARB_END_ADDR              0x000FFFFF
 #define CAAM_ARB_BASE_ADDR              0x00100000