|
@@ -365,31 +365,31 @@ struct vcores_data dra752_volts = {
|
|
|
.mpu.value = VDD_MPU_DRA752,
|
|
|
.mpu.efuse.reg = STD_FUSE_OPP_VMIN_MPU_NOM,
|
|
|
.mpu.efuse.reg_bits = DRA752_EFUSE_REGBITS,
|
|
|
- .mpu.addr = TPS659038_REG_ADDR_SMPS12_MPU,
|
|
|
+ .mpu.addr = TPS659038_REG_ADDR_SMPS12,
|
|
|
.mpu.pmic = &tps659038,
|
|
|
|
|
|
.eve.value = VDD_EVE_DRA752,
|
|
|
.eve.efuse.reg = STD_FUSE_OPP_VMIN_DSPEVE_NOM,
|
|
|
.eve.efuse.reg_bits = DRA752_EFUSE_REGBITS,
|
|
|
- .eve.addr = TPS659038_REG_ADDR_SMPS45_EVE,
|
|
|
+ .eve.addr = TPS659038_REG_ADDR_SMPS45,
|
|
|
.eve.pmic = &tps659038,
|
|
|
|
|
|
.gpu.value = VDD_GPU_DRA752,
|
|
|
.gpu.efuse.reg = STD_FUSE_OPP_VMIN_GPU_NOM,
|
|
|
.gpu.efuse.reg_bits = DRA752_EFUSE_REGBITS,
|
|
|
- .gpu.addr = TPS659038_REG_ADDR_SMPS6_GPU,
|
|
|
+ .gpu.addr = TPS659038_REG_ADDR_SMPS6,
|
|
|
.gpu.pmic = &tps659038,
|
|
|
|
|
|
.core.value = VDD_CORE_DRA752,
|
|
|
.core.efuse.reg = STD_FUSE_OPP_VMIN_CORE_NOM,
|
|
|
.core.efuse.reg_bits = DRA752_EFUSE_REGBITS,
|
|
|
- .core.addr = TPS659038_REG_ADDR_SMPS7_CORE,
|
|
|
+ .core.addr = TPS659038_REG_ADDR_SMPS7,
|
|
|
.core.pmic = &tps659038,
|
|
|
|
|
|
.iva.value = VDD_IVA_DRA752,
|
|
|
.iva.efuse.reg = STD_FUSE_OPP_VMIN_IVA_NOM,
|
|
|
.iva.efuse.reg_bits = DRA752_EFUSE_REGBITS,
|
|
|
- .iva.addr = TPS659038_REG_ADDR_SMPS8_IVA,
|
|
|
+ .iva.addr = TPS659038_REG_ADDR_SMPS8,
|
|
|
.iva.pmic = &tps659038,
|
|
|
};
|
|
|
|