Sfoglia il codice sorgente

arm: Show cache warnings in U-Boot proper only

Avoid bloating the SPL image size.

Signed-off-by: Simon Glass <sjg@chromium.org>
Simon Glass 9 anni fa
parent
commit
bcc53bf095
1 ha cambiato i file con 2 aggiunte e 2 eliminazioni
  1. 2 2
      arch/arm/lib/cache.c

+ 2 - 2
arch/arm/lib/cache.c

@@ -61,8 +61,8 @@ int check_cache_range(unsigned long start, unsigned long stop)
 		ok = 0;
 
 	if (!ok) {
-		debug("CACHE: Misaligned operation at range [%08lx, %08lx]\n",
-		      start, stop);
+		warn_non_spl("CACHE: Misaligned operation at range [%08lx, %08lx]\n",
+			     start, stop);
 	}
 
 	return ok;