|
@@ -39,8 +39,6 @@ TODOs
|
|
|
|
|
|
* Secondary cache support missing
|
|
* Secondary cache support missing
|
|
|
|
|
|
- * Centralize the link directive files
|
|
|
|
-
|
|
|
|
* Initialize TLB entries redardless of their use
|
|
* Initialize TLB entries redardless of their use
|
|
|
|
|
|
* R2000/R3000 class parts are not supported
|
|
* R2000/R3000 class parts are not supported
|
|
@@ -51,8 +49,6 @@ TODOs
|
|
initialized in board specific assembler language before the cache init
|
|
initialized in board specific assembler language before the cache init
|
|
code is run -- that is, initialize the DRAM in lowlevel_init().
|
|
code is run -- that is, initialize the DRAM in lowlevel_init().
|
|
|
|
|
|
- * get rid of CONFIG_MANUAL_RELOC
|
|
|
|
-
|
|
|
|
* centralize/share more CPU code of MIPS32, MIPS64 and XBurst
|
|
* centralize/share more CPU code of MIPS32, MIPS64 and XBurst
|
|
|
|
|
|
* support Qemu Malta
|
|
* support Qemu Malta
|