|
@@ -109,36 +109,16 @@ int board_init(void)
|
|
|
|
|
|
int dram_init(void)
|
|
int dram_init(void)
|
|
{
|
|
{
|
|
- gd->ram_size = PHYS_SDRAM_1_SIZE;
|
|
|
|
-#if (CONFIG_NR_DRAM_BANKS >= 2)
|
|
|
|
- gd->ram_size += PHYS_SDRAM_2_SIZE;
|
|
|
|
-#endif
|
|
|
|
-#if (CONFIG_NR_DRAM_BANKS >= 3)
|
|
|
|
- gd->ram_size += PHYS_SDRAM_3_SIZE;
|
|
|
|
-#endif
|
|
|
|
-#if (CONFIG_NR_DRAM_BANKS >= 4)
|
|
|
|
- gd->ram_size += PHYS_SDRAM_4_SIZE;
|
|
|
|
-#endif
|
|
|
|
|
|
+ if (fdtdec_setup_memory_size() != 0)
|
|
|
|
+ return -EINVAL;
|
|
|
|
|
|
return 0;
|
|
return 0;
|
|
}
|
|
}
|
|
|
|
|
|
int dram_init_banksize(void)
|
|
int dram_init_banksize(void)
|
|
{
|
|
{
|
|
- gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
|
|
|
|
- gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
|
|
|
|
-#if (CONFIG_NR_DRAM_BANKS >= 2)
|
|
|
|
- gd->bd->bi_dram[1].start = PHYS_SDRAM_2;
|
|
|
|
- gd->bd->bi_dram[1].size = PHYS_SDRAM_2_SIZE;
|
|
|
|
-#endif
|
|
|
|
-#if (CONFIG_NR_DRAM_BANKS >= 3)
|
|
|
|
- gd->bd->bi_dram[2].start = PHYS_SDRAM_3;
|
|
|
|
- gd->bd->bi_dram[2].size = PHYS_SDRAM_3_SIZE;
|
|
|
|
-#endif
|
|
|
|
-#if (CONFIG_NR_DRAM_BANKS >= 4)
|
|
|
|
- gd->bd->bi_dram[3].start = PHYS_SDRAM_4;
|
|
|
|
- gd->bd->bi_dram[3].size = PHYS_SDRAM_4_SIZE;
|
|
|
|
-#endif
|
|
|
|
|
|
+ fdtdec_setup_memory_banksize();
|
|
|
|
+
|
|
return 0;
|
|
return 0;
|
|
}
|
|
}
|
|
|
|
|