|
@@ -12,7 +12,7 @@
|
|
#define CONFIG_SYS_MMDC_CORE_TIMING_CFG_1 0xff328f64
|
|
#define CONFIG_SYS_MMDC_CORE_TIMING_CFG_1 0xff328f64
|
|
#define CONFIG_SYS_MMDC_CORE_TIMING_CFG_2 0x01ff00db
|
|
#define CONFIG_SYS_MMDC_CORE_TIMING_CFG_2 0x01ff00db
|
|
|
|
|
|
-#define CONFIG_SYS_MMDC_CORE_MISC 0x00000680
|
|
|
|
|
|
+#define CONFIG_SYS_MMDC_CORE_MISC 0x00001680
|
|
#define CONFIG_SYS_MMDC_PHY_MEASURE_UNIT 0x00000800
|
|
#define CONFIG_SYS_MMDC_PHY_MEASURE_UNIT 0x00000800
|
|
#define CONFIG_SYS_MMDC_CORE_RDWR_CMD_DELAY 0x00002000
|
|
#define CONFIG_SYS_MMDC_CORE_RDWR_CMD_DELAY 0x00002000
|
|
#define CONFIG_SYS_MMDC_PHY_ODT_CTRL 0x0000022a
|
|
#define CONFIG_SYS_MMDC_PHY_ODT_CTRL 0x0000022a
|