|
@@ -19,18 +19,20 @@
|
|
|
|
|
|
static struct mbus_win windows[] = {
|
|
|
/* PCIE MEM address space */
|
|
|
- { DEFADR_PCI_MEM, 256 << 20, CPU_TARGET_PCIE13, CPU_ATTR_PCIE_MEM },
|
|
|
+ { MBUS_PCI_MEM_BASE, MBUS_PCI_MEM_SIZE,
|
|
|
+ CPU_TARGET_PCIE13, CPU_ATTR_PCIE_MEM },
|
|
|
|
|
|
/* PCIE IO address space */
|
|
|
- { DEFADR_PCI_IO, 64 << 10, CPU_TARGET_PCIE13, CPU_ATTR_PCIE_IO },
|
|
|
+ { MBUS_PCI_IO_BASE, MBUS_PCI_IO_SIZE,
|
|
|
+ CPU_TARGET_PCIE13, CPU_ATTR_PCIE_IO },
|
|
|
|
|
|
/* SPI */
|
|
|
- { DEFADR_SPIF, 8 << 20, CPU_TARGET_DEVICEBUS_BOOTROM_SPI,
|
|
|
- CPU_ATTR_SPIFLASH },
|
|
|
+ { MBUS_SPI_BASE, MBUS_SPI_SIZE,
|
|
|
+ CPU_TARGET_DEVICEBUS_BOOTROM_SPI, CPU_ATTR_SPIFLASH },
|
|
|
|
|
|
/* NOR */
|
|
|
- { DEFADR_BOOTROM, 8 << 20, CPU_TARGET_DEVICEBUS_BOOTROM_SPI,
|
|
|
- CPU_ATTR_BOOTROM },
|
|
|
+ { MBUS_BOOTROM_BASE, MBUS_BOOTROM_SIZE,
|
|
|
+ CPU_TARGET_DEVICEBUS_BOOTROM_SPI, CPU_ATTR_BOOTROM },
|
|
|
};
|
|
|
|
|
|
void reset_cpu(unsigned long ignored)
|