|
@@ -129,7 +129,7 @@
|
|
|
};
|
|
|
|
|
|
&mmc3 {
|
|
|
- interrupts-extended = <&intc 94 &omap3_pmx_core2 0x46>;
|
|
|
+ interrupts-extended = <&intc 94>;
|
|
|
pinctrl-0 = <&mmc3_pins &wl127x_gpio>;
|
|
|
pinctrl-names = "default";
|
|
|
vmmc-supply = <&wl12xx_vmmc>;
|
|
@@ -142,7 +142,7 @@
|
|
|
compatible = "ti,wl1273";
|
|
|
reg = <2>;
|
|
|
interrupt-parent = <&gpio1>;
|
|
|
- interrupts = <2 IRQ_TYPE_LEVEL_HIGH>; /* gpio 2 */
|
|
|
+ interrupts = <2 IRQ_TYPE_EDGE_RISING>; /* gpio 2 */
|
|
|
ref-clock-frequency = <26000000>;
|
|
|
};
|
|
|
};
|
|
@@ -232,6 +232,20 @@
|
|
|
>;
|
|
|
};
|
|
|
|
|
|
+ i2c2_pins: pinmux_i2c2_pins {
|
|
|
+ pinctrl-single,pins = <
|
|
|
+ OMAP3_CORE1_IOPAD(0x21be, PIN_INPUT | MUX_MODE0) /* i2c2_scl */
|
|
|
+ OMAP3_CORE1_IOPAD(0x21c0, PIN_INPUT | MUX_MODE0) /* i2c2_sda */
|
|
|
+ >;
|
|
|
+ };
|
|
|
+
|
|
|
+ i2c3_pins: pinmux_i2c3_pins {
|
|
|
+ pinctrl-single,pins = <
|
|
|
+ OMAP3_CORE1_IOPAD(0x21c2, PIN_INPUT | MUX_MODE0) /* i2c3_scl */
|
|
|
+ OMAP3_CORE1_IOPAD(0x21c4, PIN_INPUT | MUX_MODE0) /* i2c3_sda */
|
|
|
+ >;
|
|
|
+ };
|
|
|
+
|
|
|
tsc2004_pins: pinmux_tsc2004_pins {
|
|
|
pinctrl-single,pins = <
|
|
|
OMAP3_CORE1_IOPAD(0x2186, PIN_INPUT | MUX_MODE4) /* mcbsp4_dr.gpio_153 */
|
|
@@ -253,33 +267,6 @@
|
|
|
OMAP3_WKUP_IOPAD(0x2a0c, PIN_OUTPUT | MUX_MODE4) /* sys_boot1.gpio_3 */
|
|
|
>;
|
|
|
};
|
|
|
- i2c2_pins: pinmux_i2c2_pins {
|
|
|
- pinctrl-single,pins = <
|
|
|
- OMAP3_CORE1_IOPAD(0x21be, PIN_INPUT | MUX_MODE0) /* i2c2_scl */
|
|
|
- OMAP3_CORE1_IOPAD(0x21c0, PIN_INPUT | MUX_MODE0) /* i2c2_sda */
|
|
|
- >;
|
|
|
- };
|
|
|
- i2c3_pins: pinmux_i2c3_pins {
|
|
|
- pinctrl-single,pins = <
|
|
|
- OMAP3_CORE1_IOPAD(0x21c2, PIN_INPUT | MUX_MODE0) /* i2c3_scl */
|
|
|
- OMAP3_CORE1_IOPAD(0x21c4, PIN_INPUT | MUX_MODE0) /* i2c3_sda */
|
|
|
- >;
|
|
|
- };
|
|
|
-};
|
|
|
-
|
|
|
-&omap3_pmx_core2 {
|
|
|
- pinctrl-names = "default";
|
|
|
- pinctrl-0 = <&hsusb2_2_pins>;
|
|
|
- hsusb2_2_pins: pinmux_hsusb2_2_pins {
|
|
|
- pinctrl-single,pins = <
|
|
|
- OMAP3630_CORE2_IOPAD(0x25f0, PIN_OUTPUT | MUX_MODE3) /* etk_d10.hsusb2_clk */
|
|
|
- OMAP3630_CORE2_IOPAD(0x25f2, PIN_OUTPUT | MUX_MODE3) /* etk_d11.hsusb2_stp */
|
|
|
- OMAP3630_CORE2_IOPAD(0x25f4, PIN_INPUT_PULLDOWN | MUX_MODE3) /* etk_d12.hsusb2_dir */
|
|
|
- OMAP3630_CORE2_IOPAD(0x25f6, PIN_INPUT_PULLDOWN | MUX_MODE3) /* etk_d13.hsusb2_nxt */
|
|
|
- OMAP3630_CORE2_IOPAD(0x25f8, PIN_INPUT_PULLDOWN | MUX_MODE3) /* etk_d14.hsusb2_data0 */
|
|
|
- OMAP3630_CORE2_IOPAD(0x25fa, PIN_INPUT_PULLDOWN | MUX_MODE3) /* etk_d15.hsusb2_data1 */
|
|
|
- >;
|
|
|
- };
|
|
|
};
|
|
|
|
|
|
&uart2 {
|