|
@@ -29,11 +29,11 @@
|
|
|
#define CMD_DELAY 0x00
|
|
|
#define PHY_DLL_LOCK_DIFF 0x0
|
|
|
|
|
|
-#define DDR2_EMIF_READ_LATENCY 0x05
|
|
|
-#define DDR2_EMIF_TIM1 0x0666B3D6
|
|
|
-#define DDR2_EMIF_TIM2 0x143731DA
|
|
|
-#define DDR2_EMIF_TIM3 0x00000347
|
|
|
-#define DDR2_EMIF_SDCFG 0x43805332
|
|
|
+#define DDR2_EMIF_READ_LATENCY 0x100005 /* Enable Dynamic Power Down */
|
|
|
+#define DDR2_EMIF_TIM1 0x0666B3C9
|
|
|
+#define DDR2_EMIF_TIM2 0x243631CA
|
|
|
+#define DDR2_EMIF_TIM3 0x0000033F
|
|
|
+#define DDR2_EMIF_SDCFG 0x41805332
|
|
|
#define DDR2_EMIF_SDREF 0x0000081a
|
|
|
#define DDR2_DLL_LOCK_DIFF 0x0
|
|
|
#define DDR2_RATIO 0x80
|