|
@@ -14,7 +14,8 @@
|
|
|
#define AT91_ASM_SMC_SETUP0 (ATMEL_BASE_SMC + 0x600)
|
|
|
#define AT91_ASM_SMC_PULSE0 (ATMEL_BASE_SMC + 0x604)
|
|
|
#define AT91_ASM_SMC_CYCLE0 (ATMEL_BASE_SMC + 0x608)
|
|
|
-#define AT91_ASM_SMC_MODE0 (ATMEL_BASE_SMC + 0x60C)
|
|
|
+#define AT91_ASM_SMC_TIMINGS0 (ATMEL_BASE_SMC + 0x60c)
|
|
|
+#define AT91_ASM_SMC_MODE0 (ATMEL_BASE_SMC + 0x610)
|
|
|
#else
|
|
|
struct at91_cs {
|
|
|
u32 setup; /* 0x600 SMC Setup Register */
|