|
@@ -321,39 +321,6 @@ static void setup_gpmi_nand(void)
|
|
}
|
|
}
|
|
#endif
|
|
#endif
|
|
|
|
|
|
-int mx6_rgmii_rework(struct phy_device *phydev)
|
|
|
|
-{
|
|
|
|
- unsigned short val;
|
|
|
|
-
|
|
|
|
- /* To enable AR8031 ouput a 125MHz clk from CLK_25M */
|
|
|
|
- phy_write(phydev, MDIO_DEVAD_NONE, 0xd, 0x7);
|
|
|
|
- phy_write(phydev, MDIO_DEVAD_NONE, 0xe, 0x8016);
|
|
|
|
- phy_write(phydev, MDIO_DEVAD_NONE, 0xd, 0x4007);
|
|
|
|
-
|
|
|
|
- val = phy_read(phydev, MDIO_DEVAD_NONE, 0xe);
|
|
|
|
- val &= 0xffe3;
|
|
|
|
- val |= 0x18;
|
|
|
|
- phy_write(phydev, MDIO_DEVAD_NONE, 0xe, val);
|
|
|
|
-
|
|
|
|
- /* introduce tx clock delay */
|
|
|
|
- phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x5);
|
|
|
|
- val = phy_read(phydev, MDIO_DEVAD_NONE, 0x1e);
|
|
|
|
- val |= 0x0100;
|
|
|
|
- phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, val);
|
|
|
|
-
|
|
|
|
- return 0;
|
|
|
|
-}
|
|
|
|
-
|
|
|
|
-int board_phy_config(struct phy_device *phydev)
|
|
|
|
-{
|
|
|
|
- mx6_rgmii_rework(phydev);
|
|
|
|
-
|
|
|
|
- if (phydev->drv->config)
|
|
|
|
- phydev->drv->config(phydev);
|
|
|
|
-
|
|
|
|
- return 0;
|
|
|
|
-}
|
|
|
|
-
|
|
|
|
static void setup_fec(void)
|
|
static void setup_fec(void)
|
|
{
|
|
{
|
|
if (is_mx6dqp()) {
|
|
if (is_mx6dqp()) {
|