|
@@ -106,7 +106,7 @@ int board_eth_init(bd_t *bis)
|
|
|
|
|
|
/* MX28EVK uses ENET_CLK PAD to drive FEC clock */
|
|
/* MX28EVK uses ENET_CLK PAD to drive FEC clock */
|
|
writel(CLKCTRL_ENET_TIME_SEL_RMII_CLK | CLKCTRL_ENET_CLK_OUT_EN,
|
|
writel(CLKCTRL_ENET_TIME_SEL_RMII_CLK | CLKCTRL_ENET_CLK_OUT_EN,
|
|
- &clkctrl_regs->hw_clkctrl_enet);
|
|
|
|
|
|
+ &clkctrl_regs->hw_clkctrl_enet);
|
|
|
|
|
|
/* Power-on FECs */
|
|
/* Power-on FECs */
|
|
gpio_direction_output(MX28_PAD_SSP1_DATA3__GPIO_2_15, 0);
|
|
gpio_direction_output(MX28_PAD_SSP1_DATA3__GPIO_2_15, 0);
|