get_clocks() should not be limited by ESDHC. Signed-off-by: Gong Qianyu <Qianyu.Gong@freescale.com>
@@ -806,7 +806,7 @@ static init_fnc_t init_sequence_f[] = {
#if defined(CONFIG_BOARD_POSTCLK_INIT)
board_postclk_init,
#endif
-#ifdef CONFIG_FSL_ESDHC
+#ifdef CONFIG_FSL_CLK
get_clocks,
#ifdef CONFIG_M68K
@@ -17,6 +17,7 @@
#define CONFIG_BSC9132
+#define CONFIG_FSL_CLK
#define CONFIG_MISC_INIT_R
#ifdef CONFIG_SDCARD
@@ -10,6 +10,7 @@
#define __CONFIG_H
#define CONFIG_DISPLAY_BOARDINFO
/*
* High Level Configuration Options
@@ -9,6 +9,7 @@
@@ -16,6 +16,7 @@
#define CONFIG_MPC837x 1 /* MPC837x CPU specific */
#define CONFIG_MPC837XERDB 1
#define CONFIG_SYS_TEXT_BASE 0xFE000000
@@ -12,6 +12,7 @@
#include "../board/freescale/common/ics307_clk.h"
#ifdef CONFIG_36BIT
/* High Level Configuration Options */
#define CONFIG_BOOKE 1 /* BOOKE */
#define CONFIG_E500 1 /* BOOKE e500 family */
@@ -15,6 +15,7 @@
#define CONFIG_PHYS_64BIT
#define CONFIG_P1010
#define CONFIG_E500 /* BOOKE e500 family */
#define CONFIG_PPC_P2041
#ifdef CONFIG_RAMBOOT_PBL
#define CONFIG_RAMBOOT_TEXT_BASE CONFIG_SYS_TEXT_BASE
@@ -20,6 +20,7 @@
#define CONFIG_MP /* support multiple processors */
#define CONFIG_ENABLE_36BIT_PHYS
#ifdef CONFIG_PHYS_64BIT
#define CONFIG_ADDR_MAP 1
@@ -29,6 +29,7 @@
#define CONFIG_T1040QDS
@@ -13,6 +13,7 @@
#define CONFIG_T104xRDB
#include <asm/config_mpc85xx.h>
#define CONFIG_ICS307_REFCLK_HZ 25000000 /* ICS307 ref clk freq */
#define CONFIG_MMC
#define CONFIG_USB_EHCI
#if defined(CONFIG_PPC_T2080)
@@ -14,6 +14,7 @@
#define CONFIG_T2080RDB
#define CONFIG_FSL_SATA_V2
#define CONFIG_T4240QDS
#define CONFIG_PCIE4
#define CONFIG_T4240RDB
#define CONFIG_FSL_ELBC
#define CONFIG_PCI
@@ -18,6 +18,7 @@
#define CONFIG_SYS_THUMB_BUILD
#define CONFIG_USE_ARCH_MEMCPY
#define CONFIG_USE_ARCH_MEMSET
#define CONFIG_ARCH_MISC_INIT
#define CONFIG_DISPLAY_CPUINFO
@@ -44,6 +44,7 @@
#define CONFIG_P1022
#define CONFIG_CONTROLCENTERD
#define CONFIG_SYS_NO_FLASH
@@ -11,6 +11,7 @@
@@ -23,6 +23,7 @@
#define CONFIG_IDENT_STRING " hrcon 0.01"
#define CONFIG_BOARD_EARLY_INIT_F
#define CONFIG_BOARD_EARLY_INIT_R
#define CONFIG_LAST_STAGE_INIT
#define CONFIG_ARMV7_PSCI
@@ -16,6 +16,7 @@ unsigned long get_board_sys_clk(void);
unsigned long get_board_ddr_clk(void);
#define CONFIG_SYS_CLK_FREQ get_board_sys_clk()
#define CONFIG_DDR_CLK_FREQ get_board_ddr_clk()
#define COUNTER_FREQUENCY_REAL (CONFIG_SYS_CLK_FREQ/4)
unsigned long get_board_sys_clk(void);
#define CONFIG_DDR_CLK_FREQ 133333333
#define CONFIG_REVISION_TAG
#define CONFIG_FIT
#define CONFIG_MX25
#define CONFIG_SYS_TEXT_BASE 0x81200000
#define CONFIG_MXC_GPIO
#define CONFIG_SYS_TIMER_RATE 32768
#define CONFIG_SYS_TIMER_COUNTER \
@@ -19,6 +19,7 @@
#define CONFIG_MX35
/* Set TEXT at the beginning of the NOR flash */
#define CONFIG_SYS_TEXT_BASE 0xA0000000
#define CONFIG_SYS_TEXT_BASE 0x97800000
#include <asm/arch/imx-regs.h>
#define CONFIG_INITRD_TAG
/* Size of malloc() pool */
#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 2 * 1024 * 1024)
#define CONFIG_OF_LIBFDT
@@ -22,6 +22,7 @@
#define CONFIG_SETUP_MEMORY_TAGS
#define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024)
@@ -45,6 +45,7 @@
/* ATAGs */
#define CONFIG_CMDLINE_TAG
#if defined(CONFIG_TWR_P1025)
#define CONFIG_BOARDNAME "TWR-P1025"
#define CONFIG_P1025
#define CONFIG_MX53
#define CONFIG_MACH_TYPE 4146
#define CONFIG_MX35_HCLK_FREQ 24000000
#define CONFIG_SYS_DCACHE_OFF
#define CONFIG_SYS_CACHELINE_SIZE 32