|
@@ -608,6 +608,38 @@
|
|
|
clocks = <&rcc DMAMUX>;
|
|
|
};
|
|
|
|
|
|
+ adc: adc@48003000 {
|
|
|
+ compatible = "st,stm32mp1-adc-core";
|
|
|
+ reg = <0x48003000 0x400>;
|
|
|
+ interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
+ <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
+ clocks = <&rcc ADC12>, <&rcc ADC12_K>;
|
|
|
+ clock-names = "bus", "adc";
|
|
|
+ interrupt-controller;
|
|
|
+ #interrupt-cells = <1>;
|
|
|
+ #address-cells = <1>;
|
|
|
+ #size-cells = <0>;
|
|
|
+ status = "disabled";
|
|
|
+
|
|
|
+ adc1: adc@0 {
|
|
|
+ compatible = "st,stm32mp1-adc";
|
|
|
+ #io-channel-cells = <1>;
|
|
|
+ reg = <0x0>;
|
|
|
+ interrupt-parent = <&adc>;
|
|
|
+ interrupts = <0>;
|
|
|
+ status = "disabled";
|
|
|
+ };
|
|
|
+
|
|
|
+ adc2: adc@100 {
|
|
|
+ compatible = "st,stm32mp1-adc";
|
|
|
+ #io-channel-cells = <1>;
|
|
|
+ reg = <0x100>;
|
|
|
+ interrupt-parent = <&adc>;
|
|
|
+ interrupts = <1>;
|
|
|
+ status = "disabled";
|
|
|
+ };
|
|
|
+ };
|
|
|
+
|
|
|
sdmmc3: sdmmc@48004000 {
|
|
|
compatible = "st,stm32-sdmmc2";
|
|
|
reg = <0x48004000 0x400>, <0x48005000 0x400>;
|