|
@@ -66,6 +66,9 @@
|
|
#define MVEBU_SATA0_BASE (MVEBU_REGISTER(0xa8000))
|
|
#define MVEBU_SATA0_BASE (MVEBU_REGISTER(0xa8000))
|
|
#define MVEBU_SDIO_BASE (MVEBU_REGISTER(0xd8000))
|
|
#define MVEBU_SDIO_BASE (MVEBU_REGISTER(0xd8000))
|
|
|
|
|
|
|
|
+#define SOC_COHERENCY_FABRIC_CTRL_REG (MVEBU_REGISTER(0x20200))
|
|
|
|
+#define MBUS_ERR_PROP_EN (1 << 8)
|
|
|
|
+
|
|
#define MBUS_BRIDGE_WIN_CTRL_REG (MVEBU_REGISTER(0x20250))
|
|
#define MBUS_BRIDGE_WIN_CTRL_REG (MVEBU_REGISTER(0x20250))
|
|
#define MBUS_BRIDGE_WIN_BASE_REG (MVEBU_REGISTER(0x20254))
|
|
#define MBUS_BRIDGE_WIN_BASE_REG (MVEBU_REGISTER(0x20254))
|
|
|
|
|