|
@@ -25,12 +25,14 @@
|
|
|
#define MXC_CPU_MX6QP 0x69
|
|
|
#define MXC_CPU_MX7S 0x71 /* dummy ID */
|
|
|
#define MXC_CPU_MX7D 0x72
|
|
|
-#define MXC_CPU_MX7ULP 0x81 /* Temporally hard code */
|
|
|
+#define MXC_CPU_MX8MQ 0x82
|
|
|
+#define MXC_CPU_MX7ULP 0xE1 /* Temporally hard code */
|
|
|
#define MXC_CPU_VF610 0xF6 /* dummy ID */
|
|
|
|
|
|
#define MXC_SOC_MX6 0x60
|
|
|
#define MXC_SOC_MX7 0x70
|
|
|
-#define MXC_SOC_MX7ULP 0x80 /* dummy */
|
|
|
+#define MXC_SOC_MX8M 0x80
|
|
|
+#define MXC_SOC_MX7ULP 0xE0 /* dummy */
|
|
|
|
|
|
#define CHIP_REV_1_0 0x10
|
|
|
#define CHIP_REV_1_1 0x11
|