|
@@ -30,7 +30,7 @@
|
|
#define MVEBU_GPIO1_BASE (KW_REGISTER(0x10140))
|
|
#define MVEBU_GPIO1_BASE (KW_REGISTER(0x10140))
|
|
#define KW_RTC_BASE (KW_REGISTER(0x10300))
|
|
#define KW_RTC_BASE (KW_REGISTER(0x10300))
|
|
#define KW_NANDF_BASE (KW_REGISTER(0x10418))
|
|
#define KW_NANDF_BASE (KW_REGISTER(0x10418))
|
|
-#define KW_SPI_BASE (KW_REGISTER(0x10600))
|
|
|
|
|
|
+#define MVEBU_SPI_BASE (KW_REGISTER(0x10600))
|
|
#define KW_CPU_WIN_BASE (KW_REGISTER(0x20000))
|
|
#define KW_CPU_WIN_BASE (KW_REGISTER(0x20000))
|
|
#define KW_CPU_REG_BASE (KW_REGISTER(0x20100))
|
|
#define KW_CPU_REG_BASE (KW_REGISTER(0x20100))
|
|
#define MVEBU_TIMER_BASE (KW_REGISTER(0x20300))
|
|
#define MVEBU_TIMER_BASE (KW_REGISTER(0x20300))
|