瀏覽代碼

ARM: mx5: Enable L2 cache

Enable L2 cache for improving the system performance.

Signed-off-by: Fabio Estevam <fabio.estevam@freescale.com>
Fabio Estevam 11 年之前
父節點
當前提交
4867b634b7
共有 1 個文件被更改,包括 6 次插入0 次删除
  1. 6 0
      arch/arm/cpu/armv7/mx5/lowlevel_init.S

+ 6 - 0
arch/arm/cpu/armv7/mx5/lowlevel_init.S

@@ -45,6 +45,12 @@
 #endif
 
 	mcr 15, 1, r0, c9, c0, 2
+
+	/* enable L2 cache */
+	mrc 15, 0, r0, c1, c0, 1
+	orr r0, r0, #2
+	mcr 15, 0, r0, c1, c0, 1
+
 .endm /* init_l2cc */
 
 /* AIPS setup - Only setup MPROTx registers.