|
@@ -928,6 +928,8 @@ defined(CONFIG_PPC_T1014) || defined(CONFIG_PPC_T1013)
|
|
|
#define CONFIG_SYS_FSL_IFC_BANK_COUNT 8
|
|
|
#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A005125
|
|
|
+#define CONFIG_SYS_FSL_MAX_NUM_OF_SEC 3
|
|
|
+#define CONFIG_SYS_FSL_SEC_IDX_OFFSET 0x20000
|
|
|
|
|
|
#elif defined(CONFIG_QEMU_E500)
|
|
|
#define CONFIG_MAX_CPUS 1
|
|
@@ -954,4 +956,8 @@ defined(CONFIG_PPC_T1014) || defined(CONFIG_PPC_T1013)
|
|
|
#define CONFIG_SYS_FSL_DDRC_GEN3
|
|
|
#endif
|
|
|
|
|
|
+#if !defined(CONFIG_PPC_C29X)
|
|
|
+#define CONFIG_SYS_FSL_MAX_NUM_OF_SEC 1
|
|
|
+#endif
|
|
|
+
|
|
|
#endif /* _ASM_MPC85xx_CONFIG_H_ */
|