|
@@ -28,11 +28,11 @@
|
|
|
#define CONFIG_SYS_I2C_FPGA_ADDR 0x66
|
|
|
#define QIXIS_LBMAP_BRDCFG_REG 0x04
|
|
|
#define QIXIS_LBMAP_SWITCH 6
|
|
|
-#define QIXIS_LBMAP_MASK 0xf7
|
|
|
+#define QIXIS_LBMAP_MASK 0x08
|
|
|
#define QIXIS_LBMAP_SHIFT 0
|
|
|
#define QIXIS_LBMAP_DFLTBANK 0x00
|
|
|
#define QIXIS_LBMAP_ALTBANK 0x08
|
|
|
-#define QIXIS_RST_CTL_RESET 0x41
|
|
|
+#define QIXIS_RST_CTL_RESET 0x31
|
|
|
#define QIXIS_RCFG_CTL_RECONFIG_IDLE 0x20
|
|
|
#define QIXIS_RCFG_CTL_RECONFIG_START 0x21
|
|
|
#define QIXIS_RCFG_CTL_WATCHDOG_ENBLE 0x08
|