|
@@ -21,19 +21,19 @@ struct altera_spi_regs {
|
|
|
u32 slave_sel;
|
|
|
};
|
|
|
|
|
|
-#define ALTERA_SPI_STATUS_ROE_MSK (0x8)
|
|
|
-#define ALTERA_SPI_STATUS_TOE_MSK (0x10)
|
|
|
-#define ALTERA_SPI_STATUS_TMT_MSK (0x20)
|
|
|
-#define ALTERA_SPI_STATUS_TRDY_MSK (0x40)
|
|
|
-#define ALTERA_SPI_STATUS_RRDY_MSK (0x80)
|
|
|
-#define ALTERA_SPI_STATUS_E_MSK (0x100)
|
|
|
-
|
|
|
-#define ALTERA_SPI_CONTROL_IROE_MSK (0x8)
|
|
|
-#define ALTERA_SPI_CONTROL_ITOE_MSK (0x10)
|
|
|
-#define ALTERA_SPI_CONTROL_ITRDY_MSK (0x40)
|
|
|
-#define ALTERA_SPI_CONTROL_IRRDY_MSK (0x80)
|
|
|
-#define ALTERA_SPI_CONTROL_IE_MSK (0x100)
|
|
|
-#define ALTERA_SPI_CONTROL_SSO_MSK (0x400)
|
|
|
+#define ALTERA_SPI_STATUS_ROE_MSK (1 << 3)
|
|
|
+#define ALTERA_SPI_STATUS_TOE_MSK (1 << 4)
|
|
|
+#define ALTERA_SPI_STATUS_TMT_MSK (1 << 5)
|
|
|
+#define ALTERA_SPI_STATUS_TRDY_MSK (1 << 6)
|
|
|
+#define ALTERA_SPI_STATUS_RRDY_MSK (1 << 7)
|
|
|
+#define ALTERA_SPI_STATUS_E_MSK (1 << 8)
|
|
|
+
|
|
|
+#define ALTERA_SPI_CONTROL_IROE_MSK (1 << 3)
|
|
|
+#define ALTERA_SPI_CONTROL_ITOE_MSK (1 << 4)
|
|
|
+#define ALTERA_SPI_CONTROL_ITRDY_MSK (1 << 6)
|
|
|
+#define ALTERA_SPI_CONTROL_IRRDY_MSK (1 << 7)
|
|
|
+#define ALTERA_SPI_CONTROL_IE_MSK (1 << 8)
|
|
|
+#define ALTERA_SPI_CONTROL_SSO_MSK (1 << 10)
|
|
|
|
|
|
#ifndef CONFIG_SYS_ALTERA_SPI_LIST
|
|
|
#define CONFIG_SYS_ALTERA_SPI_LIST { CONFIG_SYS_SPI_BASE }
|